Skip to content
View EENemo's full-sized avatar
2 followers · 1 following
  • NYCU
  • Taiwan, Hsinchu

Block or report EENemo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
EENemo/README.md

Typing SVG

Github State Top Language
Anurag's GitHub stats Top Langs

我是Ming Chen，交通大學研究生，我的專長是數位電路設計，具備高熟練度的 Verilog 與 Python 。

目前開源了一些專案作為學習數位電路的借鏡，以下是我自豪的作品：

Popular repositories Loading

  1. NYCU-ICLAB-2024-Spring NYCU-ICLAB-2024-Spring Public

    ICLAB 2024 Spring Lab架構圖&演算法分享

    Verilog 2

  2. SOC_Lab3 SOC_Lab3 Public

    Verilog

  3. EENemo EENemo Public

  4. 112_SOC_final_project 112_SOC_final_project Public

    Forked from kevin861222/112_SOC_final_project

    soc lab final project

    Verilog

  5. NYCU-ICLAB-2024-Spring-1 NYCU-ICLAB-2024-Spring-1 Public

    Forked from kevin861222/NYCU-ICLAB-2024-Spring

    超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理

    Verilog