Skip to content
View Jouwy's full-sized avatar
🎯
Focusing
🎯
Focusing
2 followers · 3 following
  • Southern University of Science and Technology

Block or report Jouwy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Digital-Piano Digital-Piano Public

    Forked from Layheng-Hok/Digital-Piano

    Digital Piano: FPGA project in Verilog based on Xilinx Atrix-7 EGO1 - SUSTech's project of course CS207: Digital Logic in Fall 2023 - Score: 120/100

    Verilog

  2. RISC-V-CPU RISC-V-CPU Public

    Forked from Layheng-Hok/RISC-V-CPU

    RISC-V CPU: Single-Cycle Processor for RISC-V ISA Built in Verilog - SUSTech's project of course CS202: Computer Organization in Spring 2024 - Score: 104.5/100

    VHDL

  3. Shenzhen-Metro Shenzhen-Metro Public

    Forked from Layheng-Hok/Shenzhen-Metro

    Shenzhen Metro: Metro Management System - Database and API Design Projects - SUSTech's projects of course CS307: Principles of Database System in Spring 2024 - Scores: 95/100 for Project 1 and 102/…

    Java