Skip to content
View MODKWODK's full-sized avatar

Block or report MODKWODK

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. LAB1-Ubuntu-install LAB1-Ubuntu-install Public

    Jupyter Notebook

  2. Lab2-MAXI-and-Stream-interface- Lab2-MAXI-and-Stream-interface- Public

    用HLS 實作 MAXI and Stream interface 不同

    Jupyter Notebook

  3. Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA Public

    Verilog

  4. LAB4-0-caravel-SOC-simulation- LAB4-0-caravel-SOC-simulation- Public

    建立caravel SOC simulation 環境

  5. LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND Public

    結合LAB3 fir & LAB4-1 exemem-fir,放入user project area 用WB(wishbond interface)作為user project & caravel soc溝通介面

    Verilog

  6. LAB4-1-Firmware-User-project LAB4-1-Firmware-User-project Public

    * 利用firmware控制user project 並且執行 * firmware Code input "exmem" 並且執行

    Verilog