Popular repositories Loading
-
-
Lab2-MAXI-and-Stream-interface-
Lab2-MAXI-and-Stream-interface- Public用HLS 實作 MAXI and Stream interface 不同
Jupyter Notebook
-
Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA
Lab3-MAXI-and-Stream-interface-with-BRAM-in-verilog-in-FPGA PublicVerilog
-
-
LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND
LAB4-2-MIX-LAB3-FIR-LAB4-1-WITH-WISHBOND Public結合LAB3 fir & LAB4-1 exemem-fir,放入user project area 用WB(wishbond interface)作為user project & caravel soc溝通介面
Verilog
-
LAB4-1-Firmware-User-project
LAB4-1-Firmware-User-project Public* 利用firmware控制user project 並且執行 * firmware Code input "exmem" 並且執行
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.