Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Xtensa: Implement instruction execution and memory access #130

Merged
merged 33 commits into from
Dec 5, 2023
Merged

Xtensa: Implement instruction execution and memory access #130

merged 33 commits into from
Dec 5, 2023

Conversation

bugadani
Copy link

@bugadani bugadani commented Dec 3, 2023

No description provided.

bugadani added 29 commits December 4, 2023 12:57
@bugadani
Correct arch name in error
3c9fd71
@bugadani
Correct arch name in comments
47d8f1d
@bugadani
Touch up some log strings
963ee1f
@bugadani
Rework tap instructions
1feadbb
@bugadani
Touch up register error handling
c904082
@bugadani
Fix debug status is_ok
e55301f
@bugadani
Turn consts into bit fields
dfda2b6
@bugadani
Add register abstraction
6e8d133
@bugadani
Clean up initialization process
b747887
@bugadani
Make DebugStatus writable
0489253
@bugadani
Add DebugControl* registers
0f008d6
@bugadani
Add DebugData and DebugInstruction registers
31ae4e5
@bugadani
Implement instruction execution and memory reading
c7a2779
@bugadani
Explain separate JTAG_DEBUG_USE write
68c88c5
@bugadani
Wait for power domain to come on
71143a4
@bugadani
Paper over stuck exception
1b4a36d
@bugadani
Remove unnecessary long delay
a800bc4
@bugadani
Try to dump debug/exc causes when an instruction exec fails
a3d32fa
@bugadani
Save and restore all written CPU registers
72bd5f5
@bugadani
Implement read methods
b5089ef
@bugadani
Rebase example
cd79302
@bugadani
Strongly typed registers
967839c
@bugadani
Restore special registers
40df86c
@bugadani
Prevent getting stuck in an exception hell
62a5312
@bugadani
Properly handle unaligned reads
a3ed4d8
@bugadani
Log register writes
236c8ff
@bugadani
Strongly typed instructions
13dddca
@bugadani
Log nexus register names, remove writable trait
4e69851
@bugadani
Clear status bits when exiting OCD
c4db3a6
@bugadani bugadani changed the title Implement instruction execution and memory access Xtensa: Implement instruction execution and memory access Dec 5, 2023
MabezDev
MabezDev approved these changes Dec 5, 2023
View reviewed changes
Copy link
Owner

@MabezDev MabezDev left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

❤️

@MabezDev MabezDev merged commit fb2d8ac into MabezDev:xtensa Dec 5, 2023
@bugadani bugadani deleted the xtensa-me branch December 5, 2023 11:49
@bugadani bugadani restored the xtensa-me branch December 5, 2023 11:50
@bugadani bugadani deleted the xtensa-me branch December 5, 2023 11:51
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@MabezDev MabezDev MabezDev approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@bugadani @MabezDev