-
Notifications
You must be signed in to change notification settings - Fork 20
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Improvements to the HDL build #103
Draft
twitzelbos
wants to merge
53
commits into
main
Choose a base branch
from
feature/HDL-build-improvements
base: main
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Draft
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
initial tidy up of the transmit path experiments with board_dependent configuration
updated the README
samitbasu
previously approved these changes
Sep 16, 2024
LincolnCB
previously approved these changes
Sep 16, 2024
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good to me. I like this default behavior, as I'm usually rebuilding just the bitstream.
This might allow us to set the properties for pins that are optimized away, as opposed to using the constraints that will create a whole bunch of warnings when trying to constrain a pin that isn't used in the project Also try and update the README a little more
twitzelbos
dismissed stale reviews from LincolnCB and samitbasu
via
September 16, 2024 04:06
c5dfb1c
cdc and the appropriate test framework around that
increased the simulation time
for the counters
change the spi core to accept quadrature clock and spi mode control bits
verilator now compiles fine
was read in the SPI transaction.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR updates the Makefile to not build device tree by default, thus allowing "lighter" installations of Vivado to build just the bitfile.
Updated the README to clarify the Makefile call and to switch to Vitis 2024.1
Updated the Makefile to checkout the 2024.1 device tree compiler from the Xilinx git.