🌳
-
Saint Petersburg State University of Telecommunications
- Saint Petersburg, Russia
Pinned Loading
-
verilog-transceiver
verilog-transceiver PublicEducational project for the Xilinx ZedBoard Zynq-7000 Development Kit
-
-
-
si5340-config-loader
si5340-config-loader PublicModule for load configuration from ClockBuilderPro to Si5340 PLL via i2c interface
-
schoolRISCV
schoolRISCV PublicForked from zhelnio/schoolRISCV
CPU microarchitecture, step by step
Makefile
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.