Skip to content

Interlagos

TomTheBear edited this page Jun 12, 2015 · 5 revisions

Architecture specific notes for AMD Interlagos

Performance groups

AMD Interlagos Performance groups

Events

The input file for the events on AMD K8 can be found here.

Counters

General-purpose counters

The AMD® Interlagos microarchitecture provides 6 general-purpose counters consiting of a config and a counter register. They are core-local, hence each hardware thread has its own set of general-purpose counters.

Counters

Counter name Event name
PMC0 *
PMC1 *
PMC2 *
PMC3 *
PMC4 *
PMC5 *
#### Available Options
Option Argument Description Comment
edgedetect N Set bit 18 in config register
kernel N Set bit 17 in config register
threshold 8 bit hex value Set bits 24-31 in config register The value for threshold can range between 0x0 and 0x1F
invert N Set bit 23 in config register

Northbridge general-purpose counters

The AMD® Interlagos microarchitecture provides 4 general-purpose counters for the Northbridge consisting of a config and a counter register. The counters are available for one hardware thread per CPU socket.

Counters

Counter name Event name
UPMC0 *
UPMC1 *
UPMC2 *
UPMC3 *
Clone this wiki locally