Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add 39-bit virtual memory scheme support for riscv64. #49

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

Sakura286
Copy link
Contributor

Fixed arena memory allocation faillure on riscv64, see issue #44 .

The allocation assumes 48bit address on linux, but most RISC-V machines use 39bit address by default currently. I tried to add 39bit scheme to arena.c and set it to all riscv64 build.

But it may not be a good choice to decide memory address mode at configuration time.

  • satp register, which contains address scheme on riscv64, is unreadable in user mode.
  • /proc/cpuinfo /proc/sys/vm/pagemap /proc/config.gz could provide the info. But they are not always available on every machine and in cross compilation.

So I set this PR to WIP. I would be appreciated if anyone helps me.

Fixed 'context.c' test failure on riscv64. See issue Snaipe#44.

Only riscv64 arch is affected in this commit, but you can modify
memory_addr_bits variable to support other memory schemes.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant