Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Sync master+wip with upstream #21

Merged
merged 131 commits into from
Apr 12, 2019
Merged

Sync master+wip with upstream #21

merged 131 commits into from
Apr 12, 2019

Conversation

litghost
Copy link

No description provided.

asicsforthemasses and others added 29 commits March 27, 2019 15:15
Signed-off-by: David Shah <dave@ds0.me>
memory_bram: Reset make_transp when growing read ports
Libertyfixes: accept superfluous ; at end of group.
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Build Verilog parser with -DYYMAXDEPTH=100000
RFC: Add a pmux-to-shiftx optimisation to proc_mux
Refine memory support to deal with general Verilog memory definitions.
memory_bram: Consider read enable for address expansion register
last_mux_cell can be NULL ...

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
proc_mux: Fix crash when trying to optimize non-existant mux to shiftx
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Signed-off-by: David Shah <dave@ds0.me>
memory_bram: Fix multiport make_transp
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
Recognise default entry in case even if all cases covered (fix for #931)
Fixing issues in CycloneV cell sim
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
Add additional cells sim models for core 7-series primitives.
@litghost litghost merged commit 2c7e254 into SymbiFlow:master+wip Apr 12, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

10 participants