-
Notifications
You must be signed in to change notification settings - Fork 20
Issues: UoB-HPC/SimEng
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Gtest already imported with external LLVM
bug
Something isn't working
build
Issues with the buid process and its dependencies
tests
Testing and CI
#423
opened Aug 29, 2024 by
JosephMoore25
Integrate BP update with in-order core
enhancement
New feature or request
#407
opened Mar 11, 2024 by
ABenC377
Regression Test issue when building SimEng : "fcvtzu" ARM instruction
#404
opened Mar 11, 2024 by
elfmath
More registers required to rename all micro-ops than possible causes stalling
0.9.7
Part of SimEng Release 0.9.7
bug
Something isn't working
#400
opened Feb 23, 2024 by
JosephMoore25
More micro-operations than ROB size causes stalling and a mem leak
0.9.7
Part of SimEng Release 0.9.7
bug
Something isn't working
#399
opened Feb 23, 2024 by
JosephMoore25
Fix branch predictor flow (disappearing branches)
bug
Something isn't working
enhancement
New feature or request
performance
Performance optimisation
#390
opened Feb 15, 2024 by
ABenC377
Handle case of not enough physical registers to rename micro-operations
0.9.7
Part of SimEng Release 0.9.7
bug
Something isn't working
#384
opened Feb 5, 2024 by
JosephMoore25
[AArch64] Create helper functions for Load and Store instruction execution logic
code consistency
Cleaning up existing code to align with rest of project
enhancement
New feature or request
#378
opened Feb 2, 2024 by
FinnWilkinson
Config Docs Range and Core Type Clarifications
docs
Documentation
enhancement
New feature or request
#376
opened Jan 26, 2024 by
dANW34V3R
Zero register destination operands in multi-destination register AArch64 instructions
bug
Something isn't working
#375
opened Jan 26, 2024 by
jj16791
[AArch64] Check all floating point convert instruction execution logic
0.9.7
Part of SimEng Release 0.9.7
bug
Something isn't working
#367
opened Jan 8, 2024 by
FinnWilkinson
9 tasks
Add SME2 support
0.9.7
Part of SimEng Release 0.9.7
enhancement
New feature or request
#349
opened Nov 23, 2023 by
FinnWilkinson
Reduce inter-class dependancies throughout SimEng project
code consistency
Cleaning up existing code to align with rest of project
enhancement
New feature or request
#348
opened Nov 10, 2023 by
FinnWilkinson
Pull Instruction Group Logic Closer Together and Simplify
enhancement
New feature or request
#347
opened Nov 7, 2023 by
dANW34V3R
Previous Next
ProTip!
Find all open issues with in progress development work with linked:pr.