A 12 Hour Digital Clock Implemented on Nexys4 DDR FPGA board using Verilog HDL.
-
Notifications
You must be signed in to change notification settings - Fork 0
A 12 Hour Digital Clock Implemented on Nexys4 DDR FPGA board using Verilog HDL.
License
Yellowflash-070/Digitalclock12Hr
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A 12 Hour Digital Clock Implemented on Nexys4 DDR FPGA board using Verilog HDL.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published