Skip to content

Collection of HDL modules for FPGA/ASIC.

Notifications You must be signed in to change notification settings

abderraouf-adjal/hdl-modules

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 

Repository files navigation

Hardware Description Language (HDL) modules

A collection of HDL modules in Verilog and VHDL for FPGA/ASIC projects development.

Parts highlight

  • spi_w25q_read_32b() [Verilog HDL]: Read 32-bits from serial flash memory IC (W25Qxxx) using standard SPI mode.

Misc

  • CERN-OHL-P v2: Guide to the "CERN Open Hardware Licence Version 2 - Permissive" (CERN-OHL-P v2).
  • oss-cad-suite-build: Builds of open source digital design and verification tools.

About

Collection of HDL modules for FPGA/ASIC.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published