-
Notifications
You must be signed in to change notification settings - Fork 39
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
update BARs and Telemetry #248
Conversation
Signed-off-by: Min Ma <min.ma@amd.com>
src/driver/doc/amdnpu.rst
Outdated
|
||
* On NPU1 device, PSP, SMU, Public Register BARs are on PCIe BAR index 0. | ||
* On NPU4 device, Mailbox and Public Register BARs are on PCIe BAR index 0. | ||
The PSP BAR has some registers in PCIe BAR index 0 and PCIe BAR index 4. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Should we change PSP BAR to PSP and say:
The PSP has has some registers in PCIe BAR index 0 and PCIe BAR index 4.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Because in the bullet item list, I use "PSP BAR", "SMU BAR". Maybe I should said,
A module might require two physical PCIe BARs to be fully functional.
...
The PSP has has some registers in PCIe BAR index 0 (Public Register BAR) and PCIe BAR index 4 (PSP BAR).
Signed-off-by: Min Ma <min.ma@amd.com>
5c19080
to
ce48b8f
Compare
Signed-off-by: Min Ma <min.ma@amd.com>
No description provided.