Remove original verilog code and generated expressions

anikau31 · Jan 10, 2020 · e2115bf · e2115bf
1 parent cf66157
commit e2115bf
Show file tree

Hide file tree

Showing 4 changed files with 0 additions and 230 deletions.
diff --git a/tests/data/filter/handcrafted/main_sc.mod.v b/tests/data/filter/handcrafted/main_sc.mod.v
diff --git a/tests/data/llnl-examples/handcrafted/sreg.v b/tests/data/llnl-examples/handcrafted/sreg.v
diff --git a/tests/data/llnl-examples/handcrafted/sreg_hdl.txt b/tests/data/llnl-examples/handcrafted/sreg_hdl.txt
diff --git a/tests/data/llnl-examples/sreg.cpp b/tests/data/llnl-examples/sreg.cpp