forked from llvm/llvm-project
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[AArch64][CodeGen] Fix illegal register aliasing bug for mops instrs (l…
…lvm#88869) A bug was found where mops instructions were being generated that aliased the source and size registers. This is unpredictable behaviour. This patch uses the earlyclobber constraint on the input source register so that it doesn't alias with the size register. Also a test is introduced which checks affected instructions can't violate this constraint.
- Loading branch information
Showing
3 changed files
with
37 additions
and
1 deletion.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,21 @@ | ||
; RUN: llc -O1 -mtriple=aarch64-none-linux-gnu -mattr=+mops -o - %s | FileCheck %s | ||
|
||
define void @call_memset_intrinsic() #0 { | ||
; CHECK-LABEL: call_memset_intrinsic: | ||
; CHECK: // %bb.0: // %entry | ||
; CHECK: setp [x{{[0-9]+}}]!, x{{[0-9]+}}!, x{{[0-9]+}} | ||
; CHECK-NOT: setp [x{{[0-9]+}}]!, x[[REG:[0-9]+]]!, x[[REG]] | ||
; CHECK-NEXT: setm [x{{[0-9]+}}]!, x{{[0-9]+}}!, x{{[0-9]+}} | ||
; CHECK-NOT: setm [x{{[0-9]+}}]!, x[[REG:[0-9]+]]!, x[[REG]] | ||
; CHECK-NEXT: sete [x{{[0-9]+}}]!, x{{[0-9]+}}!, x{{[0-9]+}} | ||
; CHECK-NOT: sete [x{{[0-9]+}}]!, x[[REG:[0-9]+]]!, x[[REG]] | ||
entry: | ||
|
||
%V0 = alloca [65 x i8], align 1 | ||
call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(64) %V0, i8 64, i64 64, i1 false) | ||
%add.ptr = getelementptr inbounds i8, ptr %V0, i64 64 | ||
call void @llvm.memset.p0.i64(ptr noundef nonnull align 1 dereferenceable(64) %add.ptr, i8 64, i64 64, i1 false) | ||
ret void | ||
} | ||
|
||
attributes #0 = { "target-cpu"="generic" "target-features"="+mops,+strict-align,+v9.3a" } |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,15 @@ | ||
// RUN: not llvm-mc -triple aarch64 -mattr=+mops < %s 2>&1 | FileCheck %s | ||
|
||
setp [x0]!, x1!, x1 | ||
setm [x0]!, x1!, x1 | ||
sete [x0]!, x1!, x1 | ||
|
||
// CHECK: error: invalid SET instruction, source and size registers are the same | ||
// CHECK-NEXT: setp [x0]!, x1!, x1 | ||
// CHECK-NEXT: ^ | ||
// CHECK-NEXT: error: invalid SET instruction, source and size registers are the same | ||
// CHECK-NEXT: setm [x0]!, x1!, x1 | ||
// CHECK-NEXT: ^ | ||
// CHECK-NEXT: error: invalid SET instruction, source and size registers are the same | ||
// CHECK-NEXT: sete [x0]!, x1!, x1 | ||
// CHECK-NEXT: ^ |