Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[TIR] Add function to tile a block according to a given tensor intrinsic #11075

Merged
merged 1 commit into from
Apr 21, 2022

Conversation

masahi
Copy link
Member

@masahi masahi commented Apr 20, 2022

Building on GetTensorizeLoopMapping added in #11050, this PR adds a function that actually does the split and reorder of mapped loops in a block.

The original code is https://github.com/spectrometerHBH/tvm/blob/auto-tensorization/src/meta_schedule/schedule_rule/analysis.cc#L38, no modification has been made in this PR.

New files meta_schedule/schedule_rule/auto_tensorize.cc and meta_schedule/schedule_rule/auto_tensorize.py have been added, but the name or the placement of GetTensorizeLoopMapping in those files can be debatable.

Co-authored-by: Siyuan Feng Hzfengsy@sjtu.edu.cn
Co-authored-by: Bohan Hou 32121147+spectrometerHBH@users.noreply.github.com
Co-authored-by: Hongyi Jin 3231950289@qq.com
Co-authored-by: Ruihang Lai lairuihangdongdong@qq.com
Co-authored-by: Wuwei Lin wuwei@apache.org

@vinx13 @junrushao1994 @spectrometerHBH @Hzfengsy @MasterJH5574

@masahi masahi force-pushed the metasch-tiling-with-intrin branch from eeba4f5 to 15ada0f Compare April 20, 2022 20:28
@masahi masahi changed the title [Metaschedule] Add function to tile a block according to a given tensor intrinsic [TIR] Add function to tile a block according to a given tensor intrinsic Apr 20, 2022
Copy link
Member

@junrushao junrushao left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM!

@masahi masahi force-pushed the metasch-tiling-with-intrin branch from 15ada0f to d0940b0 Compare April 20, 2022 22:46
Co-authored-by: Siyuan Feng <Hzfengsy@sjtu.edu.cn>
Co-authored-by: Bohan Hou <32121147+spectrometerHBH@users.noreply.github.com>
Co-authored-by: Hongyi Jin <3231950289@qq.com>
Co-authored-by: Ruihang Lai <lairuihangdongdong@qq.com>
Co-authored-by: Wuwei Lin <wuwei@apache.org>
@masahi masahi force-pushed the metasch-tiling-with-intrin branch from d0940b0 to 6a4ee8f Compare April 20, 2022 23:08
@masahi masahi merged commit 0070b6c into apache:main Apr 21, 2022
shtinsa pushed a commit to Deelvin/tvm that referenced this pull request May 17, 2022
Co-authored-by: Siyuan Feng <Hzfengsy@sjtu.edu.cn>
Co-authored-by: Bohan Hou <32121147+spectrometerHBH@users.noreply.github.com>
Co-authored-by: Hongyi Jin <3231950289@qq.com>
Co-authored-by: Ruihang Lai <lairuihangdongdong@qq.com>
Co-authored-by: Wuwei Lin <wuwei@apache.org>

Co-authored-by: Siyuan Feng <Hzfengsy@sjtu.edu.cn>
Co-authored-by: Bohan Hou <32121147+spectrometerHBH@users.noreply.github.com>
Co-authored-by: Hongyi Jin <3231950289@qq.com>
Co-authored-by: Ruihang Lai <lairuihangdongdong@qq.com>
Co-authored-by: Wuwei Lin <wuwei@apache.org>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants