-
Notifications
You must be signed in to change notification settings - Fork 3.5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[Topi][Hexagon] Implement Cast F32ToF16 and F16ToF32 Slice Op #11561
Changes from 14 commits
190e4d9
1b06dfb
7b8b1d2
7d710e5
6b90428
c7eb162
a65ee3b
5e98f1b
92b033a
229d38f
f531e00
7278113
258828c
e4d8525
2f38248
2a3fb2a
f4f6d5b
7a82e87
7fd18aa
1196853
6c8392a
264fe76
5bddaef
File filter
Filter by extension
Conversations
Jump to
Diff view
Diff view
There are no files selected for viewing
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,145 @@ | ||
# Licensed to the Apache Software Foundation (ASF) under one | ||
# or more contributor license agreements. See the NOTICE file | ||
# distributed with this work for additional information | ||
# regarding copyright ownership. The ASF licenses this file | ||
# to you under the Apache License, Version 2.0 (the | ||
# "License"); you may not use this file except in compliance | ||
# with the License. You may obtain a copy of the License at | ||
# | ||
# http://www.apache.org/licenses/LICENSE-2.0 | ||
# | ||
# Unless required by applicable law or agreed to in writing, | ||
# software distributed under the License is distributed on an | ||
# "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY | ||
# KIND, either express or implied. See the License for the | ||
# specific language governing permissions and limitations | ||
# under the License. | ||
""" Hexagon slice cast op compute and schedule""" | ||
|
||
from tvm import te | ||
from tvm import tir | ||
from ..utils import get_layout_transform_fn | ||
|
||
# pylint: disable=invalid-name | ||
|
||
|
||
def get_layout_transform_for_f32(f32_layout_string): | ||
""" | ||
Given f32 layout string, return transform_layout function and | ||
channel/height split factor to be used for scheduling | ||
""" | ||
layout_transform_fn = get_layout_transform_fn(f32_layout_string) | ||
if f32_layout_string == "nhwc-8h2w32c2w-2d": | ||
return [layout_transform_fn, 8] | ||
if f32_layout_string == "nhwc-4h2w32c2w-2d": | ||
return [layout_transform_fn, 4] | ||
if f32_layout_string == "nc-1024c-2d": | ||
return [layout_transform_fn, 1024] | ||
if f32_layout_string == "nc-512c-2d": | ||
return [layout_transform_fn, 512] | ||
raise RuntimeError(f"Unexpected f32_layout '{f32_layout_string}'") | ||
|
||
|
||
def cast_f16_f32_compute(in_tensor): | ||
out_tensor = te.compute( | ||
in_tensor.shape, lambda *indices: in_tensor[indices].astype("float32"), name="CastF16F32" | ||
) | ||
return out_tensor | ||
|
||
|
||
def cast_f16_f32_stir_schedule_nhwc(func, in_layout, out_layout, h_split_factor): | ||
"""Schedule for nhwc f16 to f32 cast: nhwc layout""" | ||
sch = tir.Schedule(func, debug_mask="all") | ||
block_name = "CastF16F32" | ||
n, h, w, c = sch.get_loops(sch.get_block(block_name)) | ||
h_outer, h_inner = sch.split(h, [None, h_split_factor]) | ||
w_outer, w_inner = sch.split(w, [None, 4]) | ||
c_outer, c_inner = sch.split(c, [None, 32]) | ||
w_inner_o, w_inner_i = sch.split(w_inner, [None, 2]) | ||
sch.reorder(n, h_outer, w_outer, c_outer, h_inner, w_inner_o, c_inner, w_inner_i) | ||
sch.transform_layout(block_name, "A", in_layout) | ||
sch.transform_layout(block_name, block_name, out_layout) | ||
fused = sch.fuse(c_inner, w_inner_i) | ||
sch.vectorize(fused) | ||
return sch | ||
|
||
|
||
def cast_f16_f32_stir_schedule_nc(func, in_layout, out_layout, c_split_factor): | ||
"""Schedule for nc f16 to f32 cast: nc layout""" | ||
sch = tir.Schedule(func, debug_mask="all") | ||
block_name = "CastF16F32" | ||
_, c = sch.get_loops(sch.get_block(block_name)) | ||
_, c_inner = sch.split(c, [None, c_split_factor]) | ||
sch.transform_layout(block_name, "A", in_layout) | ||
sch.transform_layout(block_name, block_name, out_layout) | ||
sch.vectorize(c_inner) | ||
return sch | ||
|
||
|
||
def cast_f16_f32_schedule(cast_func, in_layout_str, out_layout_str): | ||
"""Schedule for f16 to f32 cast: top level function""" | ||
f32_layout_transform_func, split_factor = get_layout_transform_for_f32(out_layout_str) | ||
f16_layout_transform_func = get_layout_transform_fn(in_layout_str) | ||
if in_layout_str == "nhwc-8h2w32c2w-2d": | ||
return cast_f16_f32_stir_schedule_nhwc( | ||
cast_func, | ||
f16_layout_transform_func, | ||
f32_layout_transform_func, | ||
split_factor, | ||
) | ||
if in_layout_str == "nc-1024c-2d": | ||
return cast_f16_f32_stir_schedule_nc( | ||
cast_func, f16_layout_transform_func, f32_layout_transform_func, split_factor | ||
) | ||
raise RuntimeError(f"Unexpected input_layout, output_layout '{input_layout, output_layout}'") | ||
|
||
|
||
def cast_f32_f16_compute(in_tensor): | ||
out_tensor = te.compute( | ||
in_tensor.shape, lambda *indices: in_tensor[indices].astype("float16"), name="CastF32F16" | ||
) | ||
return out_tensor | ||
|
||
|
||
def cast_f32_f16_stir_schedule_nhwc(func, in_layout, out_layout, h_split_factor): | ||
"""Schedule for nhwc f32 to f16 cast: nhwc layout""" | ||
sch = tir.Schedule(func, debug_mask="all") | ||
block_name = "CastF32F16" | ||
n, h, w, c = sch.get_loops(sch.get_block(block_name)) | ||
h_outer, h_inner = sch.split(h, [None, h_split_factor]) | ||
w_outer, w_inner = sch.split(w, [None, 4]) | ||
c_outer, c_inner = sch.split(c, [None, 32]) | ||
w_inner_o, w_inner_i = sch.split(w_inner, [None, 2]) | ||
sch.reorder(n, h_outer, w_outer, c_outer, h_inner, w_inner_o, c_inner, w_inner_i) | ||
sch.transform_layout(block_name, "A", in_layout) | ||
sch.transform_layout(block_name, block_name, out_layout) | ||
fused = sch.fuse(c_inner, w_inner_i) | ||
sch.vectorize(fused) | ||
return sch | ||
|
||
|
||
def cast_f32_f16_stir_schedule_nc(func, in_layout, out_layout, c_split_factor): | ||
"""Schedule for nc f32 to f16 cast: nc layout""" | ||
sch = tir.Schedule(func, debug_mask="all") | ||
block_name = "CastF32F16" | ||
_, c = sch.get_loops(sch.get_block(block_name)) | ||
_, c_inner = sch.split(c, [None, c_split_factor]) | ||
sch.transform_layout(block_name, "A", in_layout) | ||
sch.transform_layout(block_name, block_name, out_layout) | ||
sch.vectorize(c_inner) | ||
return sch | ||
|
||
|
||
def cast_f32_f16_schedule(cast_func, in_layout_str, out_layout_str): | ||
"""Schedule for f32 to f16 cast: top level function""" | ||
f32_layout_transform_func, split_factor = get_layout_transform_for_f32(in_layout_str) | ||
f16_layout_transform_func = get_layout_transform_fn(out_layout_str) | ||
if out_layout_str == "nhwc-8h2w32c2w-2d": | ||
return cast_f32_f16_stir_schedule_nhwc( | ||
cast_func, f32_layout_transform_func, f16_layout_transform_func, split_factor | ||
) | ||
if out_layout_str == "nc-1024c-2d": | ||
return cast_f32_f16_stir_schedule_nc( | ||
cast_func, f32_layout_transform_func, f16_layout_transform_func, split_factor | ||
) | ||
raise RuntimeError(f"Unexpected input_layout, output_layout '{in_layout_str, out_layout_str}'") |
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -42,6 +42,16 @@ def nhwc_8h2w32c2w_1d(n, h, w, c): | |
return [n, h // 8, w // 4, c // 32, h % 8, (w % 4) // 2, c % 32, w % 2] | ||
|
||
|
||
def nc_1024c_2d(n, c): | ||
"""Return index map for nc_1024c 2d layout""" | ||
return [n, c // 1024, te.AXIS_SEPARATOR, c % 1024] | ||
|
||
|
||
def nhwc_4h2w32c2w_2d(n, h, w, c): | ||
"""Return index map for nhwc_4h2w32c2w 2d layout""" | ||
return [n, h // 4, w // 4, c // 32, te.AXIS_SEPARATOR, h % 4, (w % 4) // 2, c % 32, w % 2] | ||
|
||
|
||
def nhwc_4h4w32c_1d(n, h, w, c): | ||
"""Return index map for nhwc_4h4232c 1d layout""" | ||
return [n, h // 4, w // 4, c // 32, h % 4, w % 4, c % 32] | ||
|
@@ -72,6 +82,10 @@ def get_layout_transform_fn(layout): | |
return n11c_1024c_2d | ||
if layout == "n11c-1024c-1d": | ||
return n11c_1024c_1d | ||
if layout == "nhwc-4h2w32c2w-2d": | ||
There was a problem hiding this comment. Choose a reason for hiding this commentThe reason will be displayed to describe this comment to others. Learn more. In the future, is this function intended to remain a mapping from string to layout function, or will it have more dynamic behavior? If the former, then it may be useful to define a dictionary instead, since that would allow tests to be parametrized over each layout. There was a problem hiding this comment. Choose a reason for hiding this commentThe reason will be displayed to describe this comment to others. Learn more. Hi Eric @Lunderberg , Thank you for your time and helpful inputs. I think for now we are sticking to pre-defined layouts. But we don't want the tests to be parameterized over each layout since the tests wouldn't support each one of them. |
||
return nhwc_4h2w32c2w_2d | ||
if layout == "nc-1024c-2d": | ||
return nc_1024c_2d | ||
if layout == "nhwc-4h4w32c-2d": | ||
return nhwc_4h4w32c_2d | ||
if layout == "nhwc-4h4w32c-1d": | ||
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
same here.