Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

libraries/Arduino_H7_Video: Fix the DSI PLL configuration. #879

Merged
merged 1 commit into from
May 13, 2024

Commits on May 10, 2024

  1. libraries/Arduino_H7_Video: Fix the DSI PLL configuration.

    With the current configuration (NDIV=125, PLLIDF=3, PLLODF=1) the DSI
    PLL outputs an out of spec 83MHz clock. This fix sets the output clock
    to the max supported clock of 62.5MHz, according to the datasheet.
    
    Signed-off-by: iabdalkader <i.abdalkader@gmail.com>
    iabdalkader committed May 10, 2024
    Configuration menu
    Copy the full SHA
    907d68c View commit details
    Browse the repository at this point in the history