Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Optimize Control Loops #1 #1

Open
areiter128 opened this issue Nov 22, 2019 · 0 comments
Open

Optimize Control Loops #1 #1

areiter128 opened this issue Nov 22, 2019 · 0 comments
Assignees
Labels
enhancement New feature or request
Milestone

Comments

@areiter128
Copy link
Owner

Optimize ISR Time

  • Type: Low Level System Feature
  • Priority: Medium/Low

CPU load of control loops take more than 70% CPU load and result in colliding ADC triggers and control loop execution. These issues force us to step down control frequency to 87.5 kHz. Design target would be 175 kHz. This target was nice to have but 87.5 kHz might be good enough to meet PD requirements. Thus priority is lower.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
Development

No branches or pull requests

2 participants