Skip to content
View atfox272's full-sized avatar

Block or report atfox272

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Dual-issue-Microcontroller Dual-issue-Microcontroller Public

    Implement Dual-issue microcontroller by HDL (Verilog)

    C 2 1

  2. Atfox_exTensible_Interface Atfox_exTensible_Interface Public

    The Atfox exTensible Interface (ATI) is a on-chip communication bus protocol, which support for ATI System Bus Structure

    C 1

  3. UART_peripheral UART_peripheral Public

    Implement UART peripheral by HDL (Verilog)

    Tcl 2

  4. RF_Transceiver RF_Transceiver Public

    Clone behavior of E32 (RF transceiver)

    Verilog 1

  5. Note-of-Gowin-FPGA-Sipeed-Tang-20K Note-of-Gowin-FPGA-Sipeed-Tang-20K Public

    1

  6. alu-nbit alu-nbit Public

    Implement a 32bit ALU with AND, OR, ADD, SUB

    SystemVerilog