Skip to content
View brabect1's full-sized avatar

Block or report brabect1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. sta_basics_course sta_basics_course Public

    Introductory course into static timing analysis (STA).

    Verilog 51 14

  2. zr-soc zr-soc Public

    RISC-V SoC featuring zero-riscy core.

    Verilog 5 1

  3. e200_opensource e200_opensource Public

    Forked from SI-RISCV/e200_opensource

    The Ultra-Low Power RISC Core

    Verilog 4 3

  4. hdl_api_doc_test hdl_api_doc_test Public

    Test repository of some API Doc generators for SystemVerilog.

    HTML 3 1

  5. sv_handshake_comps sv_handshake_comps Public

    Reusable handshake components in SystemVerilog.

    SystemVerilog 2

  6. risc8 risc8 Public

    Derivative version of the free risc8 micro core originally by Tom Coonan.

    Verilog 1 2