Skip to content

byrzhm/build-a-riscv-chip-from-scratch

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

29 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Overview

We will build a RISC-V chip from scratch, are you ready for it? 😎

Contents

  • tutorial: build a RISC-V chip step by step, from single-cycle to pipelined
  • interfaces: serial interfaces and graphics interfaces
  • tools: provide some tools and guides that may be useful to you
  • devices: our devices documentations
  • misc: miscellaneous resources

{% hint style="info" %}

  • If you don't familiar with fpga, check introduction to FPGA. 👈
  • You may find install vivado 24.1 and get started with vivado 24.1 useful. 👈
  • Some open-source and multiplatform tools like openFPGALoader and APIO can be alternatives to Vivado and Quartus. Basically, xilinx's and altera's FPGAs can be programmed in the same tool. 🙀 {% endhint %}

Reading List

Digital Design and Computer Architecture RISC-V Edition, by Sarah L Harris and David Harris

Computer Organization and Design RISC-V Edition, by David Patterson and John Hennessy