Skip to content
@chiplicity

chiplicity

Popular repositories Loading

  1. openfpga openfpga Public

    Verilog 5 2

  2. openlane openlane Public

    Verilog 2

  3. documents documents Public

    1

  4. swerv_eh1 swerv_eh1 Public

    Forked from westerndigitalcorporation/swerv_eh1

    A directory of Western Digital’s RISC-V SweRV Cores

    SystemVerilog 1

  5. Cores-SweRV Cores-SweRV Public

    Forked from chipsalliance/Cores-VeeR-EH1

    SweRV EH1 core

    SystemVerilog 1

  6. caravel_swerv-el2 caravel_swerv-el2 Public

    Forked from efabless/caravel_mpw-one

    Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

    Verilog 1

Repositories

Showing 10 of 15 repositories
  • chiplicity/chiplicity.github.io’s past year of commit activity
    0 12 0 3 Updated May 12, 2023
  • iic-osic-tools Public Forked from iic-jku/IIC-OSIC-TOOLS

    IIC-OSIC-TOOLS is an all-in-one Docker container for SKY130-based analog and digital chip design. It runs on x86_64/amd64 and aarch64/arm64.

    chiplicity/iic-osic-tools’s past year of commit activity
    Tcl 0 Apache-2.0 82 0 0 Updated Dec 8, 2022
  • openfpga Public
    chiplicity/openfpga’s past year of commit activity
    Verilog 5 Apache-2.0 2 0 0 Updated Jul 29, 2021
  • openlane Public
    chiplicity/openlane’s past year of commit activity
    Verilog 2 Apache-2.0 0 0 0 Updated May 12, 2021
  • caravel_swerv-el2 Public Forked from efabless/caravel_mpw-one

    Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

    chiplicity/caravel_swerv-el2’s past year of commit activity
    Verilog 1 Apache-2.0 138 0 0 Updated Dec 11, 2020
  • verible Public Forked from chipsalliance/verible

    Verible provides a SystemVerilog parser, style-linter, and formatter.

    chiplicity/verible’s past year of commit activity
    C++ 0 Apache-2.0 220 0 0 Updated Feb 14, 2020
  • sv2v Public Forked from efabless/sv2v

    SystemVerilog to Verilog conversion

    chiplicity/sv2v’s past year of commit activity
    Haskell 0 56 0 0 Updated Feb 10, 2020
  • gdshelpers Public Forked from HelgeGehring/gdshelpers

    GDSHelpers is an open-source package for automatized pattern generation for nano-structuring.

    chiplicity/gdshelpers’s past year of commit activity
    Python 0 LGPL-3.0 34 0 0 Updated Feb 5, 2020
  • Cores-SweRV Public Forked from chipsalliance/Cores-VeeR-EH1

    SweRV EH1 core

    chiplicity/Cores-SweRV’s past year of commit activity
    SystemVerilog 1 Apache-2.0 222 0 0 Updated Dec 12, 2019
  • chiplicity/eda-collection’s past year of commit activity
    0 19 0 0 Updated Dec 5, 2019

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…