Skip to content
Build FPGA SD image

FPGA CI: Fix NTP clock sync, panic-after-softlock, and systemd init order #156

Sign in to view logs

FPGA CI: Fix NTP clock sync, panic-after-softlock, and systemd init order

FPGA CI: Fix NTP clock sync, panic-after-softlock, and systemd init order #156

The logs for this run have expired and are no longer available.