Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Flex: Switch off dependencies on <unistd.h> header and isatty() #727

Merged
merged 1 commit into from
Apr 1, 2021
Merged

Flex: Switch off dependencies on <unistd.h> header and isatty() #727

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 4 additions & 2 deletions common/analysis/command_file.lex
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -20,12 +20,14 @@
#define yy_set_top_state(state) { yy_pop_state(); yy_push_state(state); }
%}

%option c++
%option never-interactive
%option nodefault
%option nounistd
%option noyywrap
%option prefix="veribleCommandFile"
%option c++
%option yylineno
%option yyclass="verible::CommandFileLexer"
%option yylineno

LineTerminator \r|\n|\r\n
InputCharacter [^\r\n\0]
Expand Down
5 changes: 3 additions & 2 deletions verilog/parser/verilog.lex
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -54,15 +54,16 @@
%}

%option 8bit
%option c++
%option case-sensitive
%option never-interactive
%option nounistd
%option nounput
%option noyywrap
%option prefix="verilog"
%option c++
%option yyclass="verilog::VerilogLexer"
/* to enable stack of initial condition states: */
%option stack
%option yyclass="verilog::VerilogLexer"

/* various lexer states, INITIAL = 0 */
%x TIMESCALE_DIRECTIVE
Expand Down