Skip to content
Debug

Machine: basic implementation of RISC-V ACLINT MSWI interrupt #485

Sign in to view logs

Machine: basic implementation of RISC-V ACLINT MSWI interrupt

Machine: basic implementation of RISC-V ACLINT MSWI interrupt #485

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Build official RISC-V tests
10s
WASM Linux
3m 43s
Ubuntu Latest GCC
1m 30s
Ubuntu Latest GCC + Qt6
2m 0s
macOS Latest Clang
5m 17s
Windows 2019 MinGW
2m 50s
15m 30s