I wanna find peace and rest.
Software Engineer
C/C++, python, , Embedded Systems, Electronics, ESP-IDF, FPGAs. VHDL, Backend and some frontend
Pinned Loading
-
-
-
spi_master_fpga
spi_master_fpga PublicSPI Master RTL on fpga. ESP32 was the slave. highly reliable, tested upto 10MHz and 512 bits for transaction length
VHDL 4
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.