This is a single-cycle wavetable synthesizer for a Lattice ICE40 FPGA. It is controllable via SPI from a host processor.
This is used on the bottomfeeder synthesizer A demo video of this synth can be found here
Chisel is used to generate verilog which can then be synthesized into hardware using the free Lattice synthesis tools.