Verilog: KNOWNBUG for declarations inside a named block inside a func…

…tion Replicates #966.
diffblue · Feb 6, 2025 · cf0e68b · cf0e68b
1 parent 3579ca1
commit cf0e68b
Show file tree

Hide file tree

Showing 2 changed files with 21 additions and 0 deletions.
diff --git a/regression/verilog/functioncall/named_block1.desc b/regression/verilog/functioncall/named_block1.desc
@@ -0,0 +1,8 @@
+KNOWNBUG
+named_block1.sv
+
+^\[.*\] always main\.foo\(\) == 123: PROVED$
+^EXIT=0$
+^SIGNAL=0$
+--
+^warning: ignoring
diff --git a/regression/verilog/functioncall/named_block1.sv b/regression/verilog/functioncall/named_block1.sv
@@ -0,0 +1,13 @@
+module main;
+
+  function [31:0] foo;
+  begin : block_name
+    reg [31:0] x;
+    x = 123;
+    foo = x;
+  end
+  endfunction;
+
+  assert final (foo() == 123);
+
+endmodule