Implement GetIndexOfFirstNonAsciiChar intrinsic on AArch64 #71637
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
ghost
added
the
community-contribution
|
Tagging subscribers to this area: @dotnet/area-system-text-encoding Issue DetailsFixes #41292
|
|
I will post the benchmarking numbers and initial performance analysis shortly. |
|
The performance improvements with the patch are small. However, the patch does refactoring to unify x86 and AArch64 versions to use the Vector API. Benchmarking numbers for the patch are following. x86
HEAD Patch Full assembly dump for HEAD and the patch. For the patch, the mask is already loaded in the previous basic block and available in xmm1 but explicitly loaded in the loop. Not sure if the JIT has missed it.
We can improve performance on Arm64 further using pairwise load with post-index increment support in we get a suboptimal sequence with unnecessary load/stores from/to stack. Full assembly here. |
I see it being reused. x64 Assembly code; Assembly listing for method System.Text.ASCIIUtility:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; Emitting BLENDED_CODE for X64 CPU with AVX - Windows
; optimized code
; rsp based frame
; fully interruptible
; No PGO data
; 0 inlinees with PGO data; 15 single block inlinees; 16 inlinees without PGO data
; Final local variable assignments
;
; V00 arg0 [V00,T00] ( 34, 35.50) long -> rsi
; V01 arg1 [V01,T01] ( 19, 11 ) long -> rdi
;* V02 loc0 [V02,T19] ( 0, 0 ) int -> zero-ref
;* V03 loc1 [V03,T20] ( 0, 0 ) int -> zero-ref
; V04 loc2 [V04,T21] ( 11, 12.50) simd16 -> mm6
; V05 loc3 [V05,T22] ( 3, 8.50) simd16 -> mm8
; V06 loc4 [V06,T06] ( 5, 2.50) int -> rdi
; V07 loc5 [V07,T05] ( 8, 4 ) long -> rbx
; V08 loc6 [V08,T07] ( 4, 2 ) long -> r14
;* V09 loc7 [V09 ] ( 0, 0 ) long -> zero-ref
; V10 loc8 [V10,T10] ( 3, 1.50) int -> rcx
; V11 loc9 [V11,T04] ( 2, 4.50) long -> rcx
;* V12 loc10 [V12 ] ( 0, 0 ) simd16 -> zero-ref
;* V13 loc11 [V13 ] ( 0, 0 ) simd16 -> zero-ref
;* V14 loc12 [V14 ] ( 0, 0 ) ref -> zero-ref class-hnd
;* V15 loc13 [V15 ] ( 0, 0 ) ref -> zero-ref class-hnd
;* V16 loc14 [V16 ] ( 0, 0 ) ref -> zero-ref class-hnd
; V17 loc15 [V17,T08] ( 4, 2 ) long -> rcx
; V18 OutArgs [V18 ] ( 1, 1 ) lclBlk (32) [rsp+00H] "OutgoingArgSpace"
;* V19 tmp1 [V19 ] ( 0, 0 ) int -> zero-ref
; V20 tmp2 [V20,T11] ( 2, 1 ) int -> rcx
;* V21 tmp3 [V21 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V22 tmp4 [V22 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V23 tmp5 [V23 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V24 tmp6 [V24,T15] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V25 tmp7 [V25 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V26 tmp8 [V26 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V27 tmp9 [V27 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V28 tmp10 [V28 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V29 tmp11 [V29 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V30 tmp12 [V30 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V31 tmp13 [V31,T02] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V32 tmp14 [V32 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V33 tmp15 [V33 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V34 tmp16 [V34,T16] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V35 tmp17 [V35 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V36 tmp18 [V36 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V37 tmp19 [V37,T17] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V38 tmp20 [V38 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V39 tmp21 [V39 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V40 tmp22 [V40 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V41 tmp23 [V41 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V42 tmp24 [V42,T18] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V43 tmp25 [V43 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V44 tmp26 [V44 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V45 tmp27 [V45 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V46 tmp28 [V46 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V47 tmp29 [V47 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
;* V48 tmp30 [V48 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V49 tmp31 [V49 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V50 tmp32 [V50 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V51 tmp33 [V51 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
; V52 cse0 [V52,T12] ( 3, 1.50) long -> rcx "CSE - moderate"
; V53 cse1 [V53,T03] ( 11, 5.50) ref -> rdx "CSE - aggressive"
; V54 cse2 [V54,T09] ( 4, 2 ) long -> rbp "CSE - moderate"
; V55 cse3 [V55,T13] ( 3, 1.50) long -> rsi "CSE - moderate"
; V56 cse4 [V56,T14] ( 2, 1 ) ref -> rcx "CSE - moderate"
; V57 cse5 [V57,T23] ( 6, 6.50) simd16 -> mm7 "CSE - aggressive"
;
; Lcl frame size = 80
G_M56429_IG01:
push r14
push rdi
push rsi
push rbp
push rbx
sub rsp, 80
vzeroupper
vmovaps qword ptr [rsp+40H], xmm6
vmovaps qword ptr [rsp+30H], xmm7
vmovaps qword ptr [rsp+20H], xmm8
mov rsi, rcx
mov rdi, rdx
;; size=37 bbWeight=1 PerfScore 12.75
G_M56429_IG02:
test rdi, rdi
jne SHORT G_M56429_IG05
;; size=5 bbWeight=1 PerfScore 1.25
G_M56429_IG03:
xor eax, eax
;; size=2 bbWeight=0.50 PerfScore 0.12
G_M56429_IG04:
vmovaps xmm6, qword ptr [rsp+40H]
vmovaps xmm7, qword ptr [rsp+30H]
vmovaps xmm8, qword ptr [rsp+20H]
add rsp, 80
pop rbx
pop rbp
pop rsi
pop rdi
pop r14
ret
;; size=29 bbWeight=0.50 PerfScore 7.88
G_M56429_IG05:
mov rbx, rsi
cmp rdi, 8
jb G_M56429_IG21
test rdi, rdi
jge SHORT G_M56429_IG06
mov rcx, 0xD1FFAB1E ; ""
mov rdx, gword ptr [rcx]
mov rcx, rdx
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=40 bbWeight=0.50 PerfScore 4.12
G_M56429_IG06:
vmovdqu xmm6, xmmword ptr [rbx]
vmovupd xmm7, xmmword ptr [reloc @RWD00]
vptest xmm6, xmm7
jne G_M56429_IG18
add rdi, rdi
cmp rdi, 32
jb G_M56429_IG12
lea rsi, [rbx+16]
and rsi, -16
mov rbp, rsi
sub rbp, rbx
mov r14, rbp
shr r14, 63
add r14, rbp
sar r14, 1
test r14, r14
jle SHORT G_M56429_IG07
xor ecx, ecx
cmp r14, 8
setle cl
test cl, cl
jne SHORT G_M56429_IG08
;; size=81 bbWeight=0.50 PerfScore 9.62
G_M56429_IG07:
mov rcx, 0xD1FFAB1E ; "We should've made forward progress of at least one char."
mov rcx, gword ptr [rcx]
mov rdx, 0xD1FFAB1E ; ""
mov rdx, gword ptr [rdx]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=32 bbWeight=0.50 PerfScore 3.75
G_M56429_IG08:
cmp r14, rdi
jbe SHORT G_M56429_IG09
mov rcx, 0xD1FFAB1E ; "We shouldn't have read past the end of the input buffer."
mov rcx, gword ptr [rcx]
mov rdx, 0xD1FFAB1E ; ""
mov rdx, gword ptr [rdx]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=37 bbWeight=0.50 PerfScore 4.38
G_M56429_IG09:
sub rdi, rbp
cmp rdi, 32
jb SHORT G_M56429_IG11
lea rcx, [rsi+rdi]
sub rcx, 32
align [0 bytes for IG10]
;; size=17 bbWeight=0.50 PerfScore 1.12
G_M56429_IG10:
vmovdqu xmm6, xmmword ptr [rsi]
vmovdqu xmm8, xmmword ptr [rsi+16]
vpor xmm0, xmm6, xmm8
vptest xmm0, xmm7
jne G_M56429_IG17
add rsi, 32
cmp rsi, rcx
jbe SHORT G_M56429_IG10
;; size=34 bbWeight=4 PerfScore 55.33
G_M56429_IG11:
test dil, 16
je SHORT G_M56429_IG13
vmovdqu xmm6, xmmword ptr [rsi]
vptest xmm6, xmm7
jne G_M56429_IG18
;; size=21 bbWeight=0.50 PerfScore 4.62
G_M56429_IG12:
add rsi, 16
;; size=4 bbWeight=0.50 PerfScore 0.12
G_M56429_IG13:
movzx rcx, dil
test cl, 15
je SHORT G_M56429_IG14
mov rcx, rdi
and rcx, 15
add rcx, rsi
mov rsi, rcx
sub rsi, 16
vmovdqu xmm6, xmmword ptr [rsi]
vptest xmm6, xmm7
jne SHORT G_M56429_IG18
add rsi, 16
;; size=41 bbWeight=0.50 PerfScore 5.50
G_M56429_IG14:
sub rsi, rbx
test sil, 1
je SHORT G_M56429_IG15
mov rcx, 0xD1FFAB1E ; "Shouldn't have incremented any pointer by an odd byte count."
mov rcx, gword ptr [rcx]
mov rdx, 0xD1FFAB1E ; ""
mov rdx, gword ptr [rdx]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=41 bbWeight=0.50 PerfScore 4.50
G_M56429_IG15:
mov rax, rsi
shr rax, 1
;; size=6 bbWeight=0.50 PerfScore 0.38
G_M56429_IG16:
vmovaps xmm6, qword ptr [rsp+40H]
vmovaps xmm7, qword ptr [rsp+30H]
vmovaps xmm8, qword ptr [rsp+20H]
add rsp, 80
pop rbx
pop rbp
pop rsi
pop rdi
pop r14
ret
;; size=29 bbWeight=0.50 PerfScore 7.88
G_M56429_IG17:
vptest xmm6, xmm7
jne SHORT G_M56429_IG18
add rsi, 16
vmovaps xmm6, xmm8
;; size=16 bbWeight=0.50 PerfScore 2.25
G_M56429_IG18:
vpaddusw xmm0, xmm6, xmmword ptr [reloc @RWD16]
vpmovmskb edi, xmm0
and edi, 0xAAAA
jne SHORT G_M56429_IG19
mov rcx, 0xD1FFAB1E ; "Shouldn't be here unless we see non-ASCII data."
mov rcx, gword ptr [rcx]
mov rdx, 0xD1FFAB1E ; ""
mov rdx, gword ptr [rdx]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=52 bbWeight=0.50 PerfScore 6.38
G_M56429_IG19:
xor ecx, ecx
tzcnt ecx, edi
lea rsi, [rsi+rcx-1]
jmp G_M56429_IG14
;; size=16 bbWeight=0.50 PerfScore 2.62
G_M56429_IG20:
call [System.Text.ASCIIUtility:FirstCharInUInt32IsAscii(int):bool]
test eax, eax
je G_M56429_IG14
add rsi, 2
jmp G_M56429_IG14
;; size=23 bbWeight=0.50 PerfScore 3.25
G_M56429_IG21:
test dil, 4
je SHORT G_M56429_IG23
mov rcx, qword ptr [rbx]
mov rax, 0xD1FFAB1E
and rcx, rax
je SHORT G_M56429_IG22
tzcnt rcx, rcx
sar ecx, 3
movsxd rsi, ecx
and rsi, -2
add rsi, rbx
jmp G_M56429_IG14
;; size=47 bbWeight=0.50 PerfScore 5.00
G_M56429_IG22:
lea rsi, [rbx+8]
;; size=4 bbWeight=0.50 PerfScore 0.25
G_M56429_IG23:
test dil, 2
je SHORT G_M56429_IG24
mov ecx, dword ptr [rsi]
test ecx, 0xD1FFAB1E
jne SHORT G_M56429_IG20
add rsi, 4
;; size=20 bbWeight=0.50 PerfScore 2.38
G_M56429_IG24:
test dil, 1
je G_M56429_IG14
cmp word ptr [rsi], 127
ja G_M56429_IG14
add rsi, 2
jmp G_M56429_IG14
;; size=29 bbWeight=0.50 PerfScore 3.75
RWD00 dq FF80FF80FF80FF80h, FF80FF80FF80FF80h
RWD16 dq 7F807F807F807F80h, 7F807F807F807F80h
; Total bytes of code 663, prolog size 37, PerfScore 217.21, instruction count 167, allocated bytes for code 680 (MethodHash=9f6a2392) for method System.Text.ASCIIUtility:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; ============================================================
|
I see it too when I explicitly disable the asserts. However, see slightly different sequence depending on how I execute it. x64 with explicitly removed asserts; Assembly listing for method System.Text.ASCIIUtility:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; Emitting BLENDED_CODE for X64 CPU with AVX - Unix
; Tier-1 compilation
; optimized code
; rbp based frame
; fully interruptible
; No PGO data
; 2 inlinees with PGO data; 4 single block inlinees; 5 inlinees without PGO data
; Final local variable assignments
;
; V00 arg0 [V00,T00] ( 34, 35.50) long -> rbx
; V01 arg1 [V01,T01] ( 17, 10 ) long -> rsi
;* V02 loc0 [V02,T13] ( 0, 0 ) int -> zero-ref
;* V03 loc1 [V03,T14] ( 0, 0 ) int -> zero-ref
; V04 loc2 [V04,T15] ( 11, 12.50) simd16 -> mm0
; V05 loc3 [V05,T16] ( 3, 8.50) simd16 -> mm2
; V06 loc4 [V06,T05] ( 4, 2 ) int -> rsi
; V07 loc5 [V07,T04] ( 8, 4 ) long -> r14
;* V08 loc6 [V08 ] ( 0, 0 ) long -> zero-ref
;* V09 loc7 [V09 ] ( 0, 0 ) long -> zero-ref
; V10 loc8 [V10,T07] ( 3, 1.50) int -> rdi
; V11 loc9 [V11,T03] ( 2, 4.50) long -> rax
;* V12 loc10 [V12 ] ( 0, 0 ) simd16 -> zero-ref
;* V13 loc11 [V13 ] ( 0, 0 ) simd16 -> zero-ref
;* V14 loc12 [V14 ] ( 0, 0 ) ref -> zero-ref class-hnd
;* V15 loc13 [V15 ] ( 0, 0 ) ref -> zero-ref class-hnd
;* V16 loc14 [V16 ] ( 0, 0 ) ref -> zero-ref class-hnd
; V17 loc15 [V17,T06] ( 4, 2 ) long -> rdi
;# V18 OutArgs [V18 ] ( 1, 1 ) lclBlk ( 0) [rsp+00H] "OutgoingArgSpace"
;* V19 tmp1 [V19,T09] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V20 tmp2 [V20 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V21 tmp3 [V21 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V22 tmp4 [V22,T02] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V23 tmp5 [V23 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V24 tmp6 [V24 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V25 tmp7 [V25,T10] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V26 tmp8 [V26 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V27 tmp9 [V27 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V28 tmp10 [V28,T11] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V29 tmp11 [V29 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V30 tmp12 [V30 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V31 tmp13 [V31,T12] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V32 tmp14 [V32 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V33 tmp15 [V33 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V34 tmp16 [V34 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
;* V35 tmp17 [V35 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
; V36 cse0 [V36,T08] ( 3, 1.50) long -> rdi "CSE - moderate"
; V37 cse1 [V37,T17] ( 6, 6.50) simd16 -> mm1 "CSE - aggressive"
;
; Lcl frame size = 0
G_M56429_IG01:
push rbp
push r14
push rbx
vzeroupper
lea rbp, [rsp+10H]
mov rbx, rdi
;; size=15 bbWeight=1 PerfScore 4.75
G_M56429_IG02:
test rsi, rsi
jne SHORT G_M56429_IG05
;; size=5 bbWeight=1 PerfScore 1.25
G_M56429_IG03:
xor eax, eax
;; size=2 bbWeight=0.50 PerfScore 0.12
G_M56429_IG04:
pop rbx
pop r14
pop rbp
ret
;; size=5 bbWeight=0.50 PerfScore 1.25
G_M56429_IG05:
mov r14, rbx
cmp rsi, 8
jb G_M56429_IG15
vmovdqu xmm0, xmmword ptr [r14]
vmovupd xmm1, xmmword ptr [reloc @RWD00]
vptest xmm0, xmm1
jne G_M56429_IG13
add rsi, rsi
cmp rsi, 32
jb SHORT G_M56429_IG08
lea rbx, [r14+16]
and rbx, -16
mov rax, rbx
sub rax, r14
sub rsi, rax
cmp rsi, 32
jb SHORT G_M56429_IG07
lea rax, [rbx+rsi]
sub rax, 32
align [7 bytes for IG06]
;; size=85 bbWeight=0.50 PerfScore 8.88
G_M56429_IG06:
vmovdqu xmm0, xmmword ptr [rbx]
vmovdqu xmm2, xmmword ptr [rbx+16]
vpor xmm3, xmm0, xmm2
vptest xmm3, xmm1
jne SHORT G_M56429_IG12
add rbx, 32
cmp rbx, rax
jbe SHORT G_M56429_IG06
;; size=29 bbWeight=4 PerfScore 55.33
G_M56429_IG07:
test sil, 16
je SHORT G_M56429_IG09
vmovdqu xmm0, xmmword ptr [rbx]
vptest xmm0, xmm1
jne SHORT G_M56429_IG13
;; size=17 bbWeight=0.50 PerfScore 4.62
G_M56429_IG08:
add rbx, 16
;; size=4 bbWeight=0.50 PerfScore 0.12
G_M56429_IG09:
movzx rax, sil
test al, 15
je SHORT G_M56429_IG10
mov rax, rsi
and rax, 15
add rax, rbx
mov rbx, rax
sub rbx, 16
vmovdqu xmm0, xmmword ptr [rbx]
vptest xmm0, xmm1
jne SHORT G_M56429_IG13
add rbx, 16
;; size=40 bbWeight=0.50 PerfScore 5.50
G_M56429_IG10:
mov rax, rbx
sub rax, r14
shr rax, 1
;; size=9 bbWeight=0.50 PerfScore 0.50
G_M56429_IG11:
pop rbx
pop r14
pop rbp
ret
;; size=5 bbWeight=0.50 PerfScore 1.25
G_M56429_IG12:
vptest xmm0, xmm1
jne SHORT G_M56429_IG13
add rbx, 16
vmovaps xmm0, xmm2
;; size=15 bbWeight=0.50 PerfScore 2.25
G_M56429_IG13:
vpaddusw xmm0, xmm0, xmmword ptr [reloc @RWD16]
vpmovmskb esi, xmm0
and esi, 0xAAAA
xor edi, edi
tzcnt edi, esi
lea rbx, [rbx+rdi-1]
jmp SHORT G_M56429_IG10
;; size=31 bbWeight=0.50 PerfScore 4.75
G_M56429_IG14:
call [System.Text.ASCIIUtility:FirstCharInUInt32IsAscii(int):bool]
test eax, eax
je SHORT G_M56429_IG10
add rbx, 2
jmp SHORT G_M56429_IG10
;; size=16 bbWeight=0.50 PerfScore 3.25
G_M56429_IG15:
test sil, 4
je SHORT G_M56429_IG18
mov rdi, qword ptr [r14]
mov rax, 0xD1FFAB1E
and rdi, rax
je SHORT G_M56429_IG17
;; size=24 bbWeight=0.50 PerfScore 2.38
G_M56429_IG16:
xor esi, esi
tzcnt rsi, rdi
mov edi, esi
sar edi, 3
movsxd rbx, edi
and rbx, -2
add rbx, r14
jmp SHORT G_M56429_IG10
;; size=24 bbWeight=0.50 PerfScore 2.88
G_M56429_IG17:
lea rbx, [r14+8]
;; size=4 bbWeight=0.50 PerfScore 0.25
G_M56429_IG18:
test sil, 2
je SHORT G_M56429_IG19
mov edi, dword ptr [rbx]
test edi, 0xD1FFAB1E
jne SHORT G_M56429_IG14
add rbx, 4
;; size=20 bbWeight=0.50 PerfScore 2.38
G_M56429_IG19:
test sil, 1
je G_M56429_IG10
cmp word ptr [rbx], 127
ja G_M56429_IG10
add rbx, 2
jmp G_M56429_IG10
;; size=29 bbWeight=0.50 PerfScore 3.75
RWD00 dq FF80FF80FF80FF80h, FF80FF80FF80FF80h
RWD16 dq 7F807F807F807F80h, 7F807F807F807F80h
; Total bytes of code 379, prolog size 15, PerfScore 144.16, instruction count 109, allocated bytes for code 387 (MethodHash=9f6a2392) for method System.Text.ASCIIUtility:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; ============================================================With asserts, the mask is spilled on the stack. x64 with asserts; Assembly listing for method System.Text.ASCIIUtility:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; Emitting BLENDED_CODE for X64 CPU with AVX - Unix
; Tier-1 compilation
; optimized code
; rbp based frame
; fully interruptible
; No PGO data
; 2 inlinees with PGO data; 15 single block inlinees; 14 inlinees without PGO data
; Final local variable assignments
;
; V00 arg0 [V00,T00] ( 34, 35.50) long -> rbx
; V01 arg1 [V01,T01] ( 19, 11 ) long -> r14
;* V02 loc0 [V02,T19] ( 0, 0 ) int -> zero-ref
;* V03 loc1 [V03,T20] ( 0, 0 ) int -> zero-ref
; V04 loc2 [V04,T21] ( 11, 12.50) simd16 -> mm0
; V05 loc3 [V05,T22] ( 3, 8.50) simd16 -> mm2
; V06 loc4 [V06,T06] ( 5, 2.50) int -> r14
; V07 loc5 [V07,T05] ( 8, 4 ) long -> r15
; V08 loc6 [V08,T07] ( 4, 2 ) long -> r13
;* V09 loc7 [V09 ] ( 0, 0 ) long -> zero-ref
; V10 loc8 [V10,T10] ( 3, 1.50) int -> rdi
; V11 loc9 [V11,T04] ( 2, 4.50) long -> rdi
;* V12 loc10 [V12 ] ( 0, 0 ) simd16 -> zero-ref
;* V13 loc11 [V13 ] ( 0, 0 ) simd16 -> zero-ref
;* V14 loc12 [V14 ] ( 0, 0 ) ref -> zero-ref class-hnd
;* V15 loc13 [V15 ] ( 0, 0 ) ref -> zero-ref class-hnd
;* V16 loc14 [V16 ] ( 0, 0 ) ref -> zero-ref class-hnd
; V17 loc15 [V17,T08] ( 4, 2 ) long -> rdi
;# V18 OutArgs [V18 ] ( 1, 1 ) lclBlk ( 0) [rsp+00H] "OutgoingArgSpace"
;* V19 tmp1 [V19 ] ( 0, 0 ) int -> zero-ref
; V20 tmp2 [V20,T11] ( 2, 1 ) int -> rdi
;* V21 tmp3 [V21 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V22 tmp4 [V22 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V23 tmp5 [V23 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V24 tmp6 [V24,T15] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V25 tmp7 [V25 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V26 tmp8 [V26 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V27 tmp9 [V27 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V28 tmp10 [V28 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V29 tmp11 [V29 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V30 tmp12 [V30 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V31 tmp13 [V31,T02] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V32 tmp14 [V32 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V33 tmp15 [V33 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V34 tmp16 [V34,T16] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V35 tmp17 [V35 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V36 tmp18 [V36 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V37 tmp19 [V37,T17] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V38 tmp20 [V38 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V39 tmp21 [V39 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V40 tmp22 [V40 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V41 tmp23 [V41 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V42 tmp24 [V42,T18] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V43 tmp25 [V43 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V44 tmp26 [V44 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V45 tmp27 [V45 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V46 tmp28 [V46 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V47 tmp29 [V47 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
;* V48 tmp30 [V48 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V49 tmp31 [V49 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V50 tmp32 [V50 ] ( 0, 0 ) bool -> zero-ref "Inlining Arg"
;* V51 tmp33 [V51 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
; V52 cse0 [V52,T12] ( 3, 1.50) long -> rdi "CSE - moderate"
; V53 cse1 [V53,T03] ( 11, 5.50) ref -> rsi "CSE - aggressive"
; V54 cse2 [V54,T09] ( 4, 2 ) long -> r12 "CSE - moderate"
; V55 cse3 [V55,T13] ( 3, 1.50) long -> rbx "CSE - moderate"
; V56 cse4 [V56,T14] ( 2, 1 ) ref -> rdi "CSE - moderate"
; V57 cse5 [V57,T23] ( 6, 6.50) simd16 -> [rbp-40H] spill-single-def "CSE - aggressive"
;
; Lcl frame size = 24
G_M56429_IG01:
push rbp
push r15
push r14
push r13
push r12
push rbx
sub rsp, 24
vzeroupper
lea rbp, [rsp+40H]
mov rbx, rdi
mov r14, rsi
;; size=28 bbWeight=1 PerfScore 8.25
G_M56429_IG02:
test r14, r14
jne SHORT G_M56429_IG05
;; size=5 bbWeight=1 PerfScore 1.25
G_M56429_IG03:
xor eax, eax
;; size=2 bbWeight=0.50 PerfScore 0.12
G_M56429_IG04:
add rsp, 24
pop rbx
pop r12
pop r13
pop r14
pop r15
pop rbp
ret
;; size=15 bbWeight=0.50 PerfScore 2.12
G_M56429_IG05:
mov r15, rbx
cmp r14, 8
jb G_M56429_IG23
test r14, r14
jge SHORT G_M56429_IG06
mov rdi, 0xD1FFAB1E ; string handle
mov rsi, gword ptr [rdi]
mov rdi, rsi
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=40 bbWeight=0.50 PerfScore 4.12
G_M56429_IG06:
vmovdqu xmm0, xmmword ptr [r15]
vmovupd xmm1, xmmword ptr [reloc @RWD00]
vmovapd xmmword ptr [rbp-40H], xmm1
vptest xmm0, xmm1
jne G_M56429_IG20
add r14, r14
cmp r14, 32
jb G_M56429_IG12
lea rbx, [r15+16]
and rbx, -16
mov r12, rbx
sub r12, r15
mov r13, r12
shr r13, 63
add r13, r12
sar r13, 1
test r13, r13
jle SHORT G_M56429_IG07
xor edi, edi
cmp r13, 8
setle dil
test dil, dil
jne SHORT G_M56429_IG08
;; size=89 bbWeight=0.50 PerfScore 10.12
G_M56429_IG07:
mov rdi, 0xD1FFAB1E ; string handle
mov rdi, gword ptr [rdi]
mov rsi, 0xD1FFAB1E ; string handle
mov rsi, gword ptr [rsi]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=32 bbWeight=0.50 PerfScore 3.75
G_M56429_IG08:
cmp r13, r14
jbe SHORT G_M56429_IG09
mov rdi, 0xD1FFAB1E ; string handle
mov rdi, gword ptr [rdi]
mov rsi, 0xD1FFAB1E ; string handle
mov rsi, gword ptr [rsi]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=37 bbWeight=0.50 PerfScore 4.38
G_M56429_IG09:
sub r14, r12
cmp r14, 32
jb G_M56429_IG18
lea rdi, [rbx+r14]
sub rdi, 32
align [0 bytes for IG10]
;; size=21 bbWeight=0.50 PerfScore 1.12
G_M56429_IG10:
vmovdqu xmm0, xmmword ptr [rbx]
vmovdqu xmm2, xmmword ptr [rbx+16]
vpor xmm3, xmm0, xmm2
vmovapd xmm1, xmmword ptr [rbp-40H]
vptest xmm3, xmm1
jne G_M56429_IG19
add rbx, 32
cmp rbx, rdi
jbe G_M56429_IG17
;; size=42 bbWeight=4 PerfScore 67.33
G_M56429_IG11:
test r14b, 16
je SHORT G_M56429_IG13
vmovdqu xmm0, xmmword ptr [rbx]
vptest xmm0, xmm1
jne G_M56429_IG20
;; size=21 bbWeight=0.50 PerfScore 4.62
G_M56429_IG12:
add rbx, 16
vmovapd xmm1, xmmword ptr [rbp-40H]
;; size=9 bbWeight=0.50 PerfScore 1.62
G_M56429_IG13:
movzx rdi, r14b
test dil, 15
je SHORT G_M56429_IG14
mov rdi, r14
and rdi, 15
add rdi, rbx
mov rbx, rdi
sub rbx, 16
vmovdqu xmm0, xmmword ptr [rbx]
vptest xmm0, xmm1
jne SHORT G_M56429_IG20
add rbx, 16
;; size=42 bbWeight=0.50 PerfScore 5.50
G_M56429_IG14:
sub rbx, r15
test bl, 1
je SHORT G_M56429_IG15
mov rdi, 0xD1FFAB1E ; string handle
mov rdi, gword ptr [rdi]
mov rsi, 0xD1FFAB1E ; string handle
mov rsi, gword ptr [rsi]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=40 bbWeight=0.50 PerfScore 4.50
G_M56429_IG15:
mov rax, rbx
shr rax, 1
;; size=6 bbWeight=0.50 PerfScore 0.38
G_M56429_IG16:
add rsp, 24
pop rbx
pop r12
pop r13
pop r14
pop r15
pop rbp
ret
;; size=15 bbWeight=0.50 PerfScore 2.12
G_M56429_IG17:
jmp G_M56429_IG10
;; size=5 bbWeight=2 PerfScore 4.00
G_M56429_IG18:
vmovapd xmm1, xmmword ptr [rbp-40H]
jmp G_M56429_IG11
;; size=10 bbWeight=0.25 PerfScore 1.25
G_M56429_IG19:
vptest xmm0, xmm1
jne SHORT G_M56429_IG20
add rbx, 16
vmovaps xmm0, xmm2
;; size=15 bbWeight=0.50 PerfScore 2.25
G_M56429_IG20:
vpaddusw xmm0, xmm0, xmmword ptr [reloc @RWD16]
vpmovmskb r14d, xmm0
and r14d, 0xAAAA
jne SHORT G_M56429_IG21
mov rdi, 0xD1FFAB1E ; string handle
mov rdi, gword ptr [rdi]
mov rsi, 0xD1FFAB1E ; string handle
mov rsi, gword ptr [rsi]
call [System.Diagnostics.Debug:Fail(System.String,System.String)]
;; size=53 bbWeight=0.50 PerfScore 6.38
G_M56429_IG21:
xor edi, edi
tzcnt edi, r14d
lea rbx, [rbx+rdi-1]
jmp G_M56429_IG14
;; size=17 bbWeight=0.50 PerfScore 2.62
G_M56429_IG22:
call [System.Text.ASCIIUtility:FirstCharInUInt32IsAscii(int):bool]
test eax, eax
je G_M56429_IG14
add rbx, 2
jmp G_M56429_IG14
;; size=23 bbWeight=0.50 PerfScore 3.25
G_M56429_IG23:
test r14b, 4
je SHORT G_M56429_IG26
mov rdi, qword ptr [r15]
mov rax, 0xD1FFAB1E
and rdi, rax
je SHORT G_M56429_IG25
;; size=24 bbWeight=0.50 PerfScore 2.38
G_M56429_IG24:
tzcnt rdi, rdi
sar edi, 3
movsxd rbx, edi
and rbx, -2
add rbx, r15
jmp G_M56429_IG14
;; size=23 bbWeight=0.50 PerfScore 2.63
G_M56429_IG25:
lea rbx, [r15+8]
;; size=4 bbWeight=0.50 PerfScore 0.25
G_M56429_IG26:
test r14b, 2
je SHORT G_M56429_IG27
mov edi, dword ptr [rbx]
test edi, 0xD1FFAB1E
jne SHORT G_M56429_IG22
add rbx, 4
;; size=20 bbWeight=0.50 PerfScore 2.38
G_M56429_IG27:
test r14b, 1
je G_M56429_IG14
cmp word ptr [rbx], 127
ja G_M56429_IG14
add rbx, 2
jmp G_M56429_IG14
;; size=29 bbWeight=0.50 PerfScore 3.75
RWD00 dq FF80FF80FF80FF80h, FF80FF80FF80FF80h
RWD16 dq 7F807F807F807F80h, 7F807F807F807F80h
; Total bytes of code 667, prolog size 28, PerfScore 220.46, instruction count 168, allocated bytes for code 680 (MethodHash=9f6a2392) for method System.Text.ASCIIUtility:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; ============================================================On executing intrinsic as a regular method. x64 with intrinsic executed as a regular method; Assembly listing for method System.Text.Tests.AsciiUtilityTests:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; Emitting BLENDED_CODE for X64 CPU with AVX - Unix
; optimized code
; rbp based frame
; fully interruptible
; No PGO data
; 2 inlinees with PGO data; 9 single block inlinees; 5 inlinees without PGO data
; Final local variable assignments
;
; V00 arg0 [V00,T00] ( 34, 35.50) long -> rbx
; V01 arg1 [V01,T01] ( 17, 10 ) long -> rsi
;* V02 loc0 [V02,T13] ( 0, 0 ) int -> zero-ref single-def
;* V03 loc1 [V03,T14] ( 0, 0 ) int -> zero-ref single-def
; V04 loc2 [V04,T16] ( 11, 12.50) simd16 -> mm0
; V05 loc3 [V05,T17] ( 3, 8.50) simd16 -> mm2
; V06 loc4 [V06,T05] ( 4, 2 ) int -> rsi
; V07 loc5 [V07,T04] ( 8, 4 ) long -> r14 single-def
;* V08 loc6 [V08 ] ( 0, 0 ) long -> zero-ref
; V09 loc7 [V09,T07] ( 3, 1.50) int -> rdi
; V10 loc8 [V10,T03] ( 2, 4.50) long -> rax single-def
;* V11 loc9 [V11 ] ( 0, 0 ) simd16 -> zero-ref
;* V12 loc10 [V12 ] ( 0, 0 ) simd16 -> zero-ref
;* V13 loc11 [V13 ] ( 0, 0 ) long -> zero-ref
; V14 loc12 [V14,T06] ( 4, 2 ) long -> rdi
;* V15 loc13 [V15 ] ( 0, 0 ) int -> zero-ref
;# V16 OutArgs [V16 ] ( 1, 1 ) lclBlk ( 0) [rsp+00H] "OutgoingArgSpace"
;* V17 tmp1 [V17,T09] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V18 tmp2 [V18 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V19 tmp3 [V19 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V20 tmp4 [V20,T02] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V21 tmp5 [V21,T19] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
; V22 tmp6 [V22,T15] ( 2, 16 ) simd16 -> mm3 "Inlining Arg"
;* V23 tmp7 [V23,T10] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V24 tmp8 [V24 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V25 tmp9 [V25 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V26 tmp10 [V26,T11] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V27 tmp11 [V27 ] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V28 tmp12 [V28 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V29 tmp13 [V29,T12] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V30 tmp14 [V30,T20] ( 0, 0 ) simd16 -> zero-ref "Inline stloc first use temp"
;* V31 tmp15 [V31 ] ( 0, 0 ) simd16 -> zero-ref "Inlining Arg"
;* V32 tmp16 [V32 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
;* V33 tmp17 [V33 ] ( 0, 0 ) int -> zero-ref "Inline return value spill temp"
;* V34 tmp18 [V34 ] ( 0, 0 ) long -> zero-ref "Inlining Arg"
;* V35 tmp19 [V35 ] ( 0, 0 ) int -> zero-ref "Inlining Arg"
; V36 cse0 [V36,T08] ( 3, 1.50) long -> rdi "CSE - moderate"
; V37 cse1 [V37,T18] ( 4, 2 ) simd16 -> mm1 "CSE - aggressive"
;
; Lcl frame size = 0
G_M21315_IG01:
push rbp
push r14
push rbx
vzeroupper
lea rbp, [rsp+10H]
mov rbx, rdi
;; size=15 bbWeight=1 PerfScore 4.75
G_M21315_IG02:
test rsi, rsi
jne SHORT G_M21315_IG05
;; size=5 bbWeight=1 PerfScore 1.25
G_M21315_IG03:
xor eax, eax
;; size=2 bbWeight=0.50 PerfScore 0.12
G_M21315_IG04:
pop rbx
pop r14
pop rbp
ret
;; size=5 bbWeight=0.50 PerfScore 1.25
G_M21315_IG05:
mov r14, rbx
cmp rsi, 8
jb G_M21315_IG15
vmovdqu xmm0, xmmword ptr [r14]
vmovupd xmm1, xmmword ptr [reloc @RWD00]
vptest xmm0, xmm1
jne G_M21315_IG13
add rsi, rsi
cmp rsi, 32
jb SHORT G_M21315_IG08
lea rbx, [r14+16]
and rbx, -16
mov rax, rbx
sub rax, r14
sub rsi, rax
cmp rsi, 32
jb SHORT G_M21315_IG07
lea rax, [rbx+rsi]
sub rax, 32
align [0 bytes for IG06]
;; size=77 bbWeight=0.50 PerfScore 8.75
G_M21315_IG06:
vmovdqu xmm0, xmmword ptr [rbx]
vmovdqu xmm2, xmmword ptr [rbx+16]
vpor xmm3, xmm0, xmm2
vptest xmm3, xmmword ptr [reloc @RWD00]
jne SHORT G_M21315_IG12
add rbx, 32
cmp rbx, rax
jbe SHORT G_M21315_IG06
;; size=33 bbWeight=4 PerfScore 63.33
G_M21315_IG07:
test sil, 16
je SHORT G_M21315_IG09
vmovdqu xmm0, xmmword ptr [rbx]
vptest xmm0, xmm1
jne SHORT G_M21315_IG13
;; size=17 bbWeight=0.50 PerfScore 4.62
G_M21315_IG08:
add rbx, 16
;; size=4 bbWeight=0.50 PerfScore 0.12
G_M21315_IG09:
movzx rax, sil
test al, 15
je SHORT G_M21315_IG10
mov rax, rsi
and rax, 15
add rax, rbx
mov rbx, rax
sub rbx, 16
vmovdqu xmm0, xmmword ptr [rbx]
vptest xmm0, xmm1
jne SHORT G_M21315_IG13
add rbx, 16
;; size=40 bbWeight=0.50 PerfScore 5.50
G_M21315_IG10:
mov rax, rbx
sub rax, r14
shr rax, 1
;; size=9 bbWeight=0.50 PerfScore 0.50
G_M21315_IG11:
pop rbx
pop r14
pop rbp
ret
;; size=5 bbWeight=0.50 PerfScore 1.25
G_M21315_IG12:
vptest xmm0, xmmword ptr [reloc @RWD00]
jne SHORT G_M21315_IG13
add rbx, 16
vmovaps xmm0, xmm2
;; size=19 bbWeight=0.50 PerfScore 3.25
G_M21315_IG13:
vpaddusw xmm0, xmm0, xmmword ptr [reloc @RWD16]
vpmovmskb esi, xmm0
and esi, 0xAAAA
xor edi, edi
tzcnt edi, esi
lea rbx, [rbx+rdi-1]
jmp SHORT G_M21315_IG10
;; size=31 bbWeight=0.50 PerfScore 4.75
G_M21315_IG14:
call [System.Text.Tests.AsciiUtilityTests:FirstCharInUInt32IsAscii(int):bool]
test eax, eax
je SHORT G_M21315_IG10
add rbx, 2
jmp SHORT G_M21315_IG10
;; size=16 bbWeight=0.50 PerfScore 3.25
G_M21315_IG15:
test sil, 4
je SHORT G_M21315_IG18
mov rdi, qword ptr [r14]
mov rax, 0xD1FFAB1E
and rdi, rax
je SHORT G_M21315_IG17
;; size=24 bbWeight=0.50 PerfScore 2.38
G_M21315_IG16:
xor esi, esi
tzcnt rsi, rdi
mov edi, esi
sar edi, 3
movsxd rbx, edi
and rbx, -2
add rbx, r14
jmp SHORT G_M21315_IG10
;; size=24 bbWeight=0.50 PerfScore 2.88
G_M21315_IG17:
lea rbx, [r14+8]
;; size=4 bbWeight=0.50 PerfScore 0.25
G_M21315_IG18:
test sil, 2
je SHORT G_M21315_IG19
mov edi, dword ptr [rbx]
test edi, 0xD1FFAB1E
jne SHORT G_M21315_IG14
add rbx, 4
;; size=20 bbWeight=0.50 PerfScore 2.38
G_M21315_IG19:
test sil, 1
je G_M21315_IG10
cmp word ptr [rbx], 127
ja G_M21315_IG10
add rbx, 2
jmp G_M21315_IG10
;; size=29 bbWeight=0.50 PerfScore 3.75
RWD00 dq FF80FF80FF80FF80h, FF80FF80FF80FF80h
RWD16 dq 7F807F807F807F80h, 7F807F807F807F80h
; Total bytes of code 379, prolog size 15, PerfScore 153.43, instruction count 109, allocated bytes for code 391 (MethodHash=6043acbc) for method System.Text.Tests.AsciiUtilityTests:GetIndexOfFirstNonAsciiChar_Intrinsifed(long,long):long
; ============================================================The previous results were from Gold-6152 machine. On Gold-5120, there is no observable performance difference. |
kunalspathak
approved these changes
Jul 7, 2022
tannergooding
approved these changes
Jul 7, 2022
32 tasks
ghost
locked as resolved and limited conversation to collaborators
Sign up for free
to subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Fixes #41292