Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Instance name is using a System Verilog keyword #34

Closed
kauser-rl opened this issue Feb 22, 2022 · 5 comments
Closed

Instance name is using a System Verilog keyword #34

kauser-rl opened this issue Feb 22, 2022 · 5 comments
Assignees
Labels
error Something isn't working RTL Verilog source code changed

Comments

@kauser-rl
Copy link

I'm trying to simulate the Caravel SoC with our SystemVerilog based design. I'm using Verilator with SV enabled and hitting the below issue. Is it possible to rename the instance name please? I'm working around it locally by renaming the instance, but it is blocking me from making the simulation infrastructure available to others without the manual workaround.

%Error: ../../caravel_soc/verilog/rtl/caravel.v:614:22: syntax error, unexpected clocking, expecting IDENTIFIER or randomize 614 | caravel_clocking clocking( | ^~~~~~~~

@kauser-rl
Copy link
Author

I can reproduce this issue using Icarus Verilog too if I use switches to enable newer version of the standard.

@mattvenn
Copy link
Contributor

I think this is now resolved, I don't see any reference to 'instance' now in the caravel.v verilog.

@kauser-rl
Copy link
Author

I still see it in the mpw-5c tag. Are you looking for the instance name clocking for the caravel_clocking module? It appears to still be there. Maybe it is fixed in HEAD, if so, any plans for a new tag?

RTimothyEdwards added a commit that referenced this issue Mar 22, 2022
in which the use of "clocking" as an instance name in caravel and
caravan conflicts with the system verilog keyword of the same
name.
@RTimothyEdwards
Copy link
Contributor

@mattvenn , @jeffdi : I have just created a pull request for this

jeffdi pushed a commit that referenced this issue Apr 7, 2022
* Corrected the issue reported on the github issue tracker (#34)
in which the use of "clocking" as an instance name in caravel and
caravan conflicts with the system verilog keyword of the same
name.

* Apply automatic changes to Manifest and README.rst

Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com>
@RTimothyEdwards
Copy link
Contributor

The fix for this has just been merged and will be in effect starting with the tags for MPW-five.

antonblanchard pushed a commit to antonblanchard/caravel that referenced this issue Apr 27, 2022
@jeffdi jeffdi moved this to Done in Caravel Redesign Sep 27, 2022
M0stafaRady pushed a commit that referenced this issue Sep 30, 2022
* Corrected the issue reported on the github issue tracker (#34)
in which the use of "clocking" as an instance name in caravel and
caravan conflicts with the system verilog keyword of the same
name.

* Apply automatic changes to Manifest and README.rst

Co-authored-by: RTimothyEdwards <RTimothyEdwards@users.noreply.github.com>
@RTimothyEdwards RTimothyEdwards added error Something isn't working RTL Verilog source code changed labels Oct 4, 2022
@RTimothyEdwards RTimothyEdwards self-assigned this Oct 5, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
error Something isn't working RTL Verilog source code changed
Projects
Status: Done
Development

No branches or pull requests

3 participants