Skip to content

Commit

Permalink
Merge pull request #2148 from dayjaby/backwards_compatibility_python3.7
Browse files Browse the repository at this point in the history
backwards compatibility with python3.7
  • Loading branch information
enjoy-digital authored Dec 21, 2024
2 parents 57333ee + 3601b71 commit 263b1c3
Show file tree
Hide file tree
Showing 2 changed files with 3 additions and 2 deletions.
3 changes: 2 additions & 1 deletion litex/soc/cores/clock/xilinx_usp.py
Original file line number Diff line number Diff line change
Expand Up @@ -143,7 +143,8 @@ def compute_config(self) -> Dict[str, Any]:

dividers = list(clkdiv_range(*self.clkout_divide_range))
# Add specific range dividers if they exist
if specific_div_range := getattr(self, f"clkout{n}_divide_range", None):
specific_div_range = getattr(self, f"clkout{n}_divide_range", None)
if specific_div_range:
dividers.extend(clkdiv_range(*specific_div_range))

# For clkout0, CLKOUT[0]_DIVIDE_F also has range 2.0 to 128.0 with step 0.125
Expand Down
2 changes: 1 addition & 1 deletion litex/tools/litex_json2dts_linux.py
Original file line number Diff line number Diff line change
Expand Up @@ -100,7 +100,7 @@ def get_ip_address(prefix):
# Clocks ---------------------------------------------------------------------------------------

for c in [c for c in d["constants"].keys() if c.endswith("config_clock_frequency")]:
name = c.removesuffix("config_clock_frequency") + "sys_clk"
name = c[:len(c) - len("config_clock_frequency")] + "sys_clk"
dts += """
{name}: clock-{freq} {{
compatible = "fixed-clock";
Expand Down

0 comments on commit 263b1c3

Please sign in to comment.