Add drive strength register to LPC43XX SCU GPIO pin configuration #34
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
LPC43XX microcontrollers have 10 high-drive pins:
This PR extends the definition of the SCU pin configuration register block by adding the drive strength register at bits
9:8
.Reference:
UM10503 LPC43xx/LPC43Sxx ARM Cortex®-M4/M0 multi-core microcontroller User manual
Section 17.4.2 -- Pin configuration registers for high-drive pins.