Skip to content
This repository has been archived by the owner on Oct 16, 2021. It is now read-only.

Commit

Permalink
v8z: Use DCHECK instead of CHECK in the Assembler
Browse files Browse the repository at this point in the history
V8z commit: da254cc29d5feb44fe14a431e7912ab95c12147c
  • Loading branch information
gibfahn committed Apr 28, 2016
1 parent 58dcffc commit 1fa06ce
Showing 1 changed file with 5 additions and 5 deletions.
10 changes: 5 additions & 5 deletions deps/v8z/src/s390/assembler-s390.cc
Original file line number Diff line number Diff line change
Expand Up @@ -364,7 +364,7 @@ void Assembler::target_at_put(int pos, int target_pos, bool* is_branch) {
if (BRC == opcode || BRCT == opcode || BRCTG == opcode) {
int16_t imm16 = target_pos - pos;
instr &= (~0xffff);
CHECK(is_int16(imm16));
DCHECK(is_int16(imm16));
instr_at_put<FourByteInstr>(pos, instr | (imm16 >> 1));
return;
} else if (BRCL == opcode || LARL == opcode || BRASL == opcode) {
Expand All @@ -374,7 +374,7 @@ void Assembler::target_at_put(int pos, int target_pos, bool* is_branch) {
instr_at_put<SixByteInstr>(pos, instr | (imm32 >> 1));
return;
} else if (LLILF == opcode) {
CHECK(target_pos == kEndOfChain || target_pos >= 0);
DCHECK(target_pos == kEndOfChain || target_pos >= 0);
// Emitted label constant, not part of a branch.
// Make label relative to Code* of generated Code object.
int32_t imm32 = target_pos + (Code::kHeaderSize - kHeapObjectTag);
Expand Down Expand Up @@ -2514,7 +2514,7 @@ void Assembler::mvghi(const MemOperand& opnd1, const Operand& i2) {

// Store Register (64)
void Assembler::stg(Register src, const MemOperand& dst) {
CHECK(!(dst.rb().code() == 15 && dst.offset() < 0));
DCHECK(!(dst.rb().code() == 15 && dst.offset() < 0));
rxy_form(STG, src, dst.rx(), dst.rb(), dst.offset());
}

Expand Down Expand Up @@ -2712,7 +2712,7 @@ void Assembler::std(DoubleRegister r1, const MemOperand& opnd) {

// Store Double (64)
void Assembler::stdy(DoubleRegister r1, const MemOperand& opnd) {
CHECK(!(opnd.rb().code() == 15 && opnd.offset() < 0));
DCHECK(!(opnd.rb().code() == 15 && opnd.offset() < 0));
rxy_form(STDY, r1, opnd.rx(), opnd.rb(), opnd.offset());
}

Expand All @@ -2723,7 +2723,7 @@ void Assembler::ste(DoubleRegister r1, const MemOperand& opnd) {

// Store Float (32)
void Assembler::stey(DoubleRegister r1, const MemOperand& opnd) {
CHECK(!(opnd.rb().code() == 15 && opnd.offset() < 0));
DCHECK(!(opnd.rb().code() == 15 && opnd.offset() < 0));
rxy_form(STEY, r1, opnd.rx(), opnd.rb(), opnd.offset());
}

Expand Down

0 comments on commit 1fa06ce

Please sign in to comment.