Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Preserve layout in optimize_single_qubit_gates. #119

Open
wants to merge 5 commits into
base: main
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions src/iqm/qiskit_iqm/iqm_transpilation.py
Original file line number Diff line number Diff line change
Expand Up @@ -19,6 +19,7 @@
from qiskit.circuit.library import RGate
from qiskit.dagcircuit import DAGCircuit
from qiskit.transpiler.basepasses import TransformationPass
from qiskit.transpiler.layout import Layout
from qiskit.transpiler.passes import BasisTranslator, Optimize1qGatesDecomposition, RemoveBarriers
from qiskit.transpiler.passmanager import PassManager

Expand Down Expand Up @@ -53,6 +54,8 @@ def __init__(self, drop_final_rz: bool = False, ignore_barriers: bool = False):

def run(self, dag: DAGCircuit) -> DAGCircuit:
self._validate_ops(dag)
layout = Layout.generate_trivial_layout(*dag.qregs.values())
self.property_set['layout'] = layout
# accumulated RZ angles for each qubit, from the beginning of the circuit to the current gate
rz_angles: list[float] = [0] * dag.num_qubits()
if self._ignore_barriers:
Expand Down
19 changes: 19 additions & 0 deletions tests/test_iqm_transpilation.py
Original file line number Diff line number Diff line change
Expand Up @@ -127,3 +127,22 @@ def test_submitted_circuit(adonis_architecture):
'measure:2',
'measure:4',
]


def test_optimize_single_qubit_gates_preserves_layout():
circuit = QuantumCircuit(3)
circuit.h(0)
circuit.cx(0, 1)
circuit.x(2)

transpiled_circuit = transpile(circuit, basis_gates=['r', 'cz'], initial_layout=[0, 1, 2])
optimized_circuit = optimize_single_qubit_gates(transpiled_circuit)

# Check if the layout is preserved
assert optimized_circuit.layout is not None
assert optimized_circuit.layout.initial_layout is not None

expected_layout = {0: 0, 1: 1, 2: 2}
actual_layout = {qubit._index: optimized_circuit.layout.initial_layout[qubit] for qubit in optimized_circuit.qubits}

assert actual_layout == expected_layout