Release v1.0
Release v1.0:
- added new version of master module with many optimalizations
- added DIN_LAST input to master module, for signal control CS_N
- added simulation tcl script for ModelSim
- updated simulation testbench
- updated example design
- optimized and cleaned slave module