This is my solution repository for UCB CS61C project3: design a two-pipelined CPU for RISC-V.
Here is the project link which give you all the guidance and skeleton code.
https://cs61c.org/fa20/projects/proj3/
Enjoy your CPU journey !
forked from PKUFlyingPig/RISC-V_CPU
-
Notifications
You must be signed in to change notification settings - Fork 0
japinder12/RISC-V_CPU
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
UCB-CS61C project3 : RISC-V CPU design
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Python 65.4%
- Assembly 34.6%