jsjain / VLSI-Architecture Public

Notifications You must be signed in to change notification settings
Fork 2
Star 1

vlsi architecture codes written in verilog

1 star 2 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 6 Commits
32bit-alu.v		32bit-alu.v
MIPS Single cycle.v		MIPS Single cycle.v
README.md		README.md
carry_look_ahead_adder.v		carry_look_ahead_adder.v
carrysaveadder.v		carrysaveadder.v
sixteenbitadder.v		sixteenbitadder.v

Repository files navigation

VLSI-Architecture

VLSI architecture course codes written in verilog

32-bit ALU
MIPS Single cycle implementation
carry look ahead adder (32 bit)
carry save adder (32 bit)
simple 16 bit adder

About

vlsi architecture codes written in verilog

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%