- utilizes the AutoVerilog tool to complete VCS simulation, VERDI waveform analysis, and Design Compiler (DC) synthesis.
- PDK: FreePDK45
注意：本代码为HIT verilog数字系统设计 2024 课程设计 仅限分享学习，若有抄袭必究
-
Notifications
You must be signed in to change notification settings - Fork 0
liuss47/16bit_wallacetree_multiplier
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published