Skip to content

Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC)

License

Notifications You must be signed in to change notification settings

luca-valente/rv_plic

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 
 
 

Repository files navigation

RISC-V Platform-Level Interrupt Controller

RV_PLIC module is to manage multiple interrupt events generated from the peripherals. It implements Platform-Level Interrupt Controller in RISC-V Privileges specification Section 7.

reg_rv_plic.py

The tool is to create register hjson and top module rv_plic.sv files given values of number of sources, number of targets, and max value of priority. By default target is 1 and priority is 7 (8 level of priorities supported)

To change the value and to re-create hjson,

$ reg_rv_plic.py -s 64 -t 2 -p 15 rv_plic_reg.tpl.hjson > rv_plic_reg.hjson
$ reg_rv_plic.py -s 64 -t 2 -p 15 rv_plic.tpl.sv > ../rtl/rv_plic.sv

About

Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC)

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 100.0%