This is the verilog code of displaying letters and numberss on the seven segment of FPGA using Verilog. Before running it in Xilinx extract the folder isim folders first. If you are looking for only verilog code file for this task check sevensegmentnew.v