This is the verilog code of displaying letters and numberss on the seven segment of FPGA using Verilog. Before running it in Xilinx extract the folder isim folders first. If you are looking for only verilog code file for this task check sevensegmentnew.v
-
Notifications
You must be signed in to change notification settings - Fork 0
License
manish257/Displaying-on-Seven-Segment-of-FPGA-using-Verilog
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
No description or website provided.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published