Hardware-accelerated sorting algorithm in which unsorted data elements are presented serially and evaluated against the sorted collection of data elements in parallel. The algorithm is implemented on a Xilinx Zynq-7000 AP SoC XC7Z020-CLG484-1 found on the ZedBoard but does not use IP cores and can be implemented on any other FPGA.
-
Notifications
You must be signed in to change notification settings - Fork 5
Hardware-accelerated sorting algorithm
License
mmattioli/hardware-sort
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Hardware-accelerated sorting algorithm
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published