RC5 algorithm implemented in hardware on an FPGA. The algorithm is implemented on a Xilinx Zynq-7000 AP SoC XC7Z020-CLG484-1 found on the ZedBoard but does not use IP cores and can be implemented on any other FPGA.
-
Notifications
You must be signed in to change notification settings - Fork 2
RC5-32/12/16 hardware implementation
License
mmattioli/rc5
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
RC5-32/12/16 hardware implementation
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published