Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add Verilog-HDL formatting with verilog-format #364

Merged
merged 3 commits into from
Dec 21, 2022

implement basic formatter with verilog-format

111a87a
Select commit
Loading
Failed to load commit list.
Merged

Add Verilog-HDL formatting with verilog-format #364

implement basic formatter with verilog-format
111a87a
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs