New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add Verilog-HDL formatting with iStyle Verilog Formatter #365

Merged

mshr-h merged 1 commit into main from dev-istyle-verilog-formatter

Dec 21, 2022

Owner

mshr-h commented Dec 21, 2022

mshr-h mentioned this pull request

Support formatters #358

Closed

3 tasks


          implement iStyle formatter

56d6db1

mshr-h force-pushed the dev-istyle-verilog-formatter branch from 8d3c631 to 56d6db1 Compare

December 21, 2022 12:25

mshr-h merged commit cce2f67 into main

mshr-h deleted the dev-istyle-verilog-formatter branch

December 21, 2022 12:30

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet