Skip to content
nazarov-yuriy edited this page Dec 15, 2012 · 2 revisions

Instructions

Partially* implemented following instructions:

  • ADD
  • SUB
  • AND
  • EOR
  • OR
  • MOV
  • LDI
  • BREQ
  • BRNE
  • BRCS
  • BRCC

*status flags not calculated correctly yet

Hardware

Only 32 general purpose registers, but two(r20,r21) of them connected directly to output ports(porta,portb).

Clone this wiki locally