Skip to content

Commit

Permalink
fix a typo
Browse files Browse the repository at this point in the history
Co-authored-by: Saem Ghani <saemghani+github@gmail.com>
  • Loading branch information
zerbina and saem authored Jul 24, 2023
1 parent f8ae99b commit 33f5680
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion compiler/vm/compilerbridge.nim
Original file line number Diff line number Diff line change
Expand Up @@ -108,7 +108,7 @@ proc putIntoReg(dest: var TFullReg; jit: var JitState, c: var TCtx, n: PNode,
## Put the value that is represented by `n` (but not the node itself) into
## `dest`. Implicit conversion is also performed, if necessary.
# XXX: requring access to the JIT state here is all kinds of wrong and
# indicates that ``putIntoReg`` is not a good idea to being with. The
# indicates that ``putIntoReg`` is not a good idea to begin with. The
# XXX comment below describes a good way to get out of this mess
let t = formal.skipTypes(abstractInst+{tyStatic}-{tyTypeDesc})

Expand Down

0 comments on commit 33f5680

Please sign in to comment.