Skip to content

Commit

Permalink
Make "sycl_ext_intel_cache_controls" experimental (#15582)
Browse files Browse the repository at this point in the history
This extension has been implemented for a while, and I think we just
forgot to update the specification.
  • Loading branch information
gmlueck authored Oct 8, 2024
1 parent 6825615 commit d3c5733
Showing 1 changed file with 7 additions and 6 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -36,7 +36,7 @@ https://github.com/intel/llvm/issues

== Dependencies

This extension is written against the SYCL 2020 revision 7 specification. All
This extension is written against the SYCL 2020 revision 9 specification. All
references below to the "core SYCL specification" or to section numbers in the
SYCL specification refer to that revision.

Expand All @@ -49,11 +49,12 @@ This extension depends on the following SYCL extensions:

== Status

This is a proposed extension specification, intended to gather community
feedback. Interfaces defined in this specification may not be implemented yet
or may be in a preliminary state. The specification itself may also change in
incompatible ways before it is finalized. *Shipping software products should
not rely on APIs defined in this specification.*
This is an experimental extension specification, intended to provide early
access to features and gather community feedback. Interfaces defined in this
specification are implemented in {dpcpp}, but they are not finalized and may
change incompatibly in future versions of {dpcpp} without prior notice.
*Shipping software products should not rely on APIs defined in this
specification.*


== Overview
Expand Down

0 comments on commit d3c5733

Please sign in to comment.