Skip to content

Issues: openXC7/nextpnr-xilinx

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

18 Open 19 Closed
18 Open 19 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

OSERDESE2 SHIFTIN/OUT breaks DDR3 controller
#57 opened Dec 8, 2024 by regymm
2
openXC7 - no Bels remaining of type 'BUFR'
#56 opened Dec 1, 2024 by harunkovacevic
2
openXC7 - no Bels remaining of type 'BUFMR'
#55 opened Nov 19, 2024 by kerimbavcic
1
json2dcp: replace deprecated RapidWright API; fix cell placement and routing
#51 opened Oct 30, 2024 by hansemro
5
routing hangs for small 8k design without BRAMs
#50 opened Oct 24, 2024 by mirekez
1
Signal name a[0:0]
#46 opened Oct 2, 2024 by regymm
nextpnr cant route design - ERROR: Invalid global constant node 'INT_L_X0Y60/GND_WIRE'
#41 opened Aug 26, 2024 by mirekez
2
nextpnr cant route design, Vivado works - ERROR: timing analysis failed due to presence of combinatorial loops, incomplete specification of timing ports, etc.
#40 opened Aug 26, 2024 by mirekez
1
nextpnr failed to route 6 RAMB36E1 design, gives ERROR: Failed to route arc 0 of net 'modules_2.mem_ext.Memory.0.8.genblk1.genblk1.CAS_B', from SITEWIRE/RAMB36_X3Y21/CASCADEOUTB to SITEWIRE/RAMB36_X2Y28/CASCADEINB
#39 opened Aug 22, 2024 by mirekez
1
If N polarity pin is used as single clock BUFG, nextpnr gives error ERROR: Invalid global constant node 'INT_L_X0Y109/VCC_WIRE'
#38 opened Aug 22, 2024 by mirekez
ERROR: Failed to route arc 0 of net '$abc$20823$aiger20822$2149', from SITEWIRE/DSP48_X0Y49/PCOUT23 to SITEWIRE/DSP48_X0Y51/PCIN23
#35 opened Aug 20, 2024 by mirekez
1
LUTRAM write occurs on rising edge regardless of IS_WCLK_INVERTED property
#33 opened Jun 29, 2024 by hansemro
14
Limited support for Distributed Memory / LUTRAM
#20 opened Dec 20, 2023 by hansemro
36
oen signal of Tristate outputs is inverted by default in router1
#14 opened Sep 8, 2023 by hansfbaier
STA is very rudimentary, down to not even honoring timing constraints, yet alone accounting for clock tree skew
#12 opened Aug 17, 2023 by chili-chips-ba
Main analytical placer locks up for designs with high Distributed RAM usage.
#10 opened Aug 17, 2023 by chili-chips-ba
Error Message by Constraining Positiv OBUFDS Output to negativ Pin Pair
#9 opened Jun 5, 2023 by FeldmeierMichael
Add rules check for conflincting outputs
#8 opened Apr 7, 2023 by Tobias-DG3YEV
ProTip! no:milestone will show everything without a milestone.